

**PRELIMINARY**

Note: This is not a final specification.  
Some parametric limits are subject to change.

# M5M52B88AJ-(6),-8,-10

262144-BIT (32768-WORD BY 8-BIT) BICMOS STATIC RAM

## DESCRIPTION

The M5M52B88A is a family of 32768-word by 8-bit static RAMs, fabricated with the high-performance BiCMOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

## FEATURES

- Fast access time (M5M52B88AJ-6) ..... 6ns(max)  
M5M52B88AJ-8 ..... 8ns(max)  
M5M52B88AJ-10 ..... 10ns(max)
- Low power dissipation Active ..... 450mW(typ)  
Stand by ..... 50mW(typ)
- Power down by  $\bar{S}$
- Center power ( $V_{cc}$ , GND) pin out
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select ( $\bar{S}$ ) input
- Output enable ( $\bar{OE}$ ) prevents data contention in the I/O bus
- All address inputs are changeable with each other


## APPLICATION

High-speed memory systems

## FUNCTION

A write operation is executed during the  $\bar{S}$  low, and  $\bar{W}$  low overlap time. In this period, address signals must be stable. When  $\bar{W}$  is low, the DQ terminal is maintained in the high impedance state.

## PIN CONFIGURATION (TOP VIEW)




In a read operation, after setting  $\bar{W}$  to high,  $\bar{S}$  to low, and  $\bar{OE}$  to low if the address signals are stable, the data is available at the DQ terminal.

When  $\bar{S}$  is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Single  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

## BLOCK DIAGRAM



# M5M52B88AJ(-6),-8,-10

## 262144-BIT (32768-WORD BY 8-BIT) BICMOS STATIC RAM

### MODE SELECTION

S	W	OE	Mode	Data input/output	I <sub>cc</sub>
H	X	X	Non selection	High-impedance	Stand by
L	L	X	Write	D <sub>in</sub>	Active
L	H	L	Read	D <sub>out</sub>	Active
L	H	H		High-impedance	Active

H: V<sub>IH</sub> L: V<sub>IL</sub> X: V<sub>IH</sub> or V<sub>IL</sub>

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to GND	- 3.5* ~7	V
V <sub>i</sub>	Input voltage		- 3.5* ~7	V
V <sub>o</sub>	Output voltage		- 3.5* ~7	V
P <sub>d</sub>	Maximum power dissipation		1	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg(bias)</sub>	Storage temperature(bias)		- 10~85	°C
T <sub>stg</sub>	Storage temperature		- 65~150	°C

\* Pulse width ≤ 10ns, In case of DC: - 0.5V

### DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>cc</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		- 0.5*		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = - 4mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8mA			0.4	V
I <sub>i</sub>	Input current	V <sub>i</sub> = 0~V <sub>cc</sub>			2	μA
I <sub>oz</sub>	Off-state output current	V <sub>i(s)</sub> = V <sub>IH</sub> , V <sub>o</sub> = 0~V <sub>cc</sub>			10	μA
I <sub>cc1</sub>	Supply current from V <sub>cc</sub>	V <sub>i(s)</sub> = V <sub>IL</sub> Output open	AC(6ns cycle)		210	mA
			AC(8ns cycle)		195	
			AC(10ns cycle)		185	
			DC	90	115	
I <sub>cc2</sub>	Stand by current	V <sub>i(s)</sub> = V <sub>IH</sub>	AC(6ns cycle)		80	mA
			AC(8, 10ns cycle)		70	
			Other V <sub>i</sub> ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub>		50	
I <sub>cc3</sub>	Stand by current	V <sub>i(s)</sub> = V <sub>cc</sub> - 0.2V Other V <sub>i</sub> ≤ 0.2V or V <sub>i</sub> ≥ V <sub>cc</sub> - 0.2V			10	mA

Note 1. Current flow into an IC is positive, out is negative.

\* - 3.0V in case of AC (Pulse width ≤ 6ns)

### CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i</sub>	Input capacitance	V <sub>i</sub> = GND, V <sub>i</sub> = 25mVrms, f = 1MHz			5	pF
C <sub>o</sub>	Output capacitance	V <sub>o</sub> = GND, V <sub>o</sub> = 25mVrms, f = 1MHz			7	pF

### AC ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0~70°C, V<sub>cc</sub> = 5V ± 10%, unless otherwise noted)

#### (1) MEASUREMENT CONDITIONS

Input pulse levels ..... V<sub>IH</sub> = 3V, V<sub>IL</sub> = 0V  
 Input rise and fall time ..... 3ns  
 Input timing reference levels ..... V<sub>IH</sub> = 1.5V, V<sub>IL</sub> = 1.5V  
 Output timing reference levels ..... V<sub>OH</sub> = 1.5V, V<sub>OL</sub> = 1.5V  
 Output loads ..... Fig.1, Fig.2




Fig.1 Output load




Fig. 2 Output load for t<sub>en</sub>, t<sub>dis</sub>

# M5M52B88AJ(-6),-8,-10


262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM

## (2) READ CYCLE

Symbol	Parameter	Limits						Unit
		(M5M52B88A-6)		M5M52B88A-8		M5M52B88A-10		
		Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	6		8		10		ns
t <sub>a</sub> (A)	Address access time		6		8		10	ns
t <sub>a</sub> (S)	Chip select access time		6		8		10	ns
t <sub>a</sub> (OE)	Output enable access time		3		4		5	ns
t <sub>v</sub> (A)	Data valid time after address change	2.5		3		4		ns
t <sub>en</sub> (S)	Output enable time from( $\bar{S}$ )	2.5		3		4		ns
t <sub>en</sub> (OE)	Output enable time from( $\bar{OE}$ )	2		3		3		ns
t <sub>dis</sub> (S)	Output disable time from( $\bar{S}$ )	0	3	0	4	0	5	ns
t <sub>dis</sub> (OE)	Output disable time from( $\bar{OE}$ )	0	3	0	4	0	5	ns
tPU	Power-up time after chip selection	0		0		0		ns
tPD	Power-down time after chip selection		6		8		10	ns


## (3) TIMING DIAGRAMS FOR READ CYCLE

### Read cycle 1



$\bar{W} = H$   $\bar{S} = L$   $\bar{OE} = L$

### Read cycle 2 (Note 2)



$\bar{W} = H$

Note 2. Addresses valid prior to or coincident with  $\bar{S}$  transition low.

Note 3. Transition is measured  $\pm 500$ mV from steady state voltage with specified loading in Figure 2.

Note 4. Hatching indicates the state is don't care.

Note 5. Addresses and  $\bar{S}$  valid prior  $\bar{OE}$  transition low by (t<sub>a</sub>(A) - t<sub>a</sub>(OE), t<sub>a</sub>(S) - t<sub>a</sub>(OE)).

# M5M52B88AJ-(6),-8,-10


262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM

## (4) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		(M5M52B88A-6)		M5M52B88A-8		M5M52B88A-10		
		Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	6		8		10		ns
t <sub>su</sub> (S)	Chip select setup time	6		7		9		ns
t <sub>su</sub> (A)1	Address setup time( $\bar{W}$ )	0		0		0		ns
t <sub>su</sub> (A)2	Address setup time( $\bar{S}$ )	0		0		0		ns
t <sub>w</sub> (W)	Write pulse width	5		7		9		ns
t <sub>rec</sub> (W)	Write recovery time	0		0		0		ns
t <sub>su</sub> (D)	Data setup time	3		4		5		ns
t <sub>h</sub> (D)	Data hold time	0		0		0		ns
t <sub>dis</sub> (W)	Output disable time from $\bar{W}$	0	3	0	4	0	5	ns
t <sub>dis</sub> (OE)	Output disable time from $\bar{OE}$	0	3	0	4	0	5	ns
t <sub>en</sub> (W)	Output enable time from $\bar{W}$	0		0		0		ns
t <sub>en</sub> (OE)	Output enable time from $\bar{OE}$	0		0		0		ns
t <sub>su</sub> (A- $\bar{W}$ H)	Address to $\bar{W}$ high	5		7		9		ns
t <sub>su</sub> (A- $\bar{S}$ H)	Address to $\bar{S}$ high	5		7		9		ns

## (5) TIMING DIAGRAMS FOR WRITE CYCLE


### Write cycle 1 ( $\bar{W}$ control mode)



# M5M52B88AJ-(6),-8,-10

262144-BIT (32768-WORD BY 8-BIT) BICMOS STATIC RAM

## Write cycle 2 ( $\bar{S}$ control mode)



Note 6. When the falling edge of  $\bar{W}$  is simultaneous or prior to the falling edge of  $\bar{S}$ , the output is maintained in the high impedance.