

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M52B88AJ-(6), -8, -10

262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM

DESCRIPTION

The M5M52B88A is a family of 32768-word by 8-bit static RAMs, fabricated with the high-performance BiCMOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time (M5M52B88AJ-6) 6ns(max)
 M5M52B88AJ-8 8ns(max)
 M5M52B88AJ-10 10ns(max)
- Low power dissipation Active 450mW(typ)
 Stand by 50mW(typ)
- Power down by \bar{S}
- Center power (Vcc, GND) pin out
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- Output enable (\bar{OE}) prevents data contention in the I/O bus
- All address inputs are changeable with each other


APPLICATION

High-speed memory systems

FUNCTION

A write operation is executed during the \bar{S} low, and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the DQ terminal is maintained in the high impedance state.

PIN CONFIGURATION (TOP VIEW)



Outline 32P0J(SOJ)


NC : NO CONNECTION

In a read operation, after setting \bar{W} to high, \bar{S} to low, and \bar{OE} to low if the address signals are stable, the data is available at the DQ terminal.

When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Single \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.

BLOCK DIAGRAM



M5M52B88AJ-(6),-8,-10

262144-BIT (32768-WORD BY 8-BIT) BICMOS STATIC RAM

MODE SELECTION

S	W	OE	Mode	Data input/output	Icc
H	X	X	Non selection	High-impedance	Stand by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

H : VIH L : VIL X : VIH or VIL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5* ~ 7	V
Vi	Input voltage		-3.5* ~ 7	V
Vo	Output voltage		-3.5* ~ 7	V
Pd	Maximum power dissipation		1	W
T _{opr}	Operating temperature		0~70	°C
T _{stg(bias)}	Storage temperature(bias)		-10~85	°C
T _{stg}	Storage temperature		-65~150	°C

* Pulse width ≤ 10ns, In case of DC : -0.5V

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VIH	High-level input voltage		2.2		Vcc+0.3	V
VIL	Low-level input voltage		-0.5*		0.8	V
VOH	High-level output voltage	I _{OH} = -4mA	2.4			V
VOL	Low-level output voltage	I _{OL} = 8mA			0.4	V
I _i	Input current	V _i = 0~Vcc			2	μA
I _{IOZ}	Off-state output current	V _{i(S)} = VIH, V _o = 0~Vcc			10	μA
I _{CC1}	Supply current from Vcc	V _{i(S)} = VIL Output open	AC(6ns cycle)		210	mA
			AC(8ns cycle)		195	
			AC(10ns cycle)		185	
			DC	90	115	
I _{CC2}	Stand by current	V _{i(S)} = VIH	AC(6ns cycle)		80	mA
			AC(8, 10ns cycle)		70	
			Other V _i ≥ VIH or ≤ VIL		50	
I _{CC3}	Stand by current	V _{i(S)} = Vcc - 0.2V Other V _i ≤ 0.2V or V _i ≥ Vcc - 0.2V			10	mA

Note 1. Current flow into an IC is positive, out is negative.

* -3.0V in case of AC (Pulse width ≤ 6ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i = GND, V _o = 25mVrms, f = 1MHz			5	pF
C _o	Output capacitance	V _o = GND, V _i = 25mVrms, f = 1MHz			7	pF

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)**(1) MEASUREMENT CONDITIONS**

Input pulse levels VIH = 3V, VIL = 0V

Input rise and fall time 3ns

Input timing reference levels VIH = 1.5V, VIL = 1.5V

Output timing reference levels VOH = 1.5V, VOL = 1.5V

Output loads Fig.1, Fig.2




Fig.1 Output load


Fig. 2 Output load for ten, tdis

(2) READ CYCLE


Symbol	Parameter	Limits						Unit	
		(M5M52B88A-6)		(M5M52B88A-8)		(M5M52B88A-10)			
		Min	Max	Min	Max	Min	Max		
tCR	Read cycle time	6		8		10		ns	
ta(A)	Address access time		6		8		10	ns	
ta(S)	Chip select access time		6		8		10	ns	
ta(OE)	Output enable access time		3		4		5	ns	
tv(A)	Data valid time after address change	2.5		3		4		ns	
ten(S)	Output enable time from(S)	2.5		3		4		ns	
ten(OE)	Output enable time from(ÖE)	2		3		3		ns	
tdis(S)	Output disable time from(S)	0	3	0	4	0	5	ns	
tdis(OE)	Output disable time from(ÖE)	0	3	0	4	0	5	ns	
tPU	Power-up time after chip selection	0		0		0		ns	
tpD	Power-down time after chip selection		6		8		10	ns	

(3) TIMING DIAGRAMS FOR READ CYCLE

Read cycle 1



Read cycle 2 (Note 2)




- Note 2. Addresses valid prior to or coincident with S transition low.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure2.
 4. Hatching indicates the state is don't care.
 5. Addresses and S valid prior OE transition low by (ta(A) - ta(OE), ta(S) - ta(OE)).


M5M52B88AJ-(6),-8,-10

262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits						Unit	
		(M5M52B88A-6)		M5M52B88A-8		M5M52B88A-10			
		Min	Max	Min	Max	Min	Max		
tcw	Write cycle time	6		8		10		ns	
tsu(S)	Chip select setup time	6		7		9		ns	
tsu(A) ₁	Address setup time(\bar{W})	0		0		0		ns	
tsu(A) ₂	Address setup time(\bar{S})	0		0		0		ns	
tw(W)	Write pulse width	5		7		9		ns	
trec(W)	Write recovery time	0		0		0		ns	
tsu(D)	Data setup time	3		4		5		ns	
th(D)	Data hold time	0		0		0		ns	
tdis(W)	Output disable time from \bar{W}	0	3	0	4	0	5	ns	
tdis(OE)	Output disable time from \bar{OE}	0	3	0	4	0	5	ns	
ten(W)	Output enable time from \bar{W}	0		0		0		ns	
ten(OE)	Output enable time from \bar{OE}	0		0		0		ns	
tsu(A-WH)	Address to \bar{W} high	5		7		9		ns	
tsu(A-SH)	Address to \bar{S} high	5		7		9		ns	

(5) TIMING DIAGRAMS FOR WRITE CYCLE**Write cycle 1 (\bar{W} control mode)**

M5M52B88AJ-(6),-8,-10**262144-BIT (32768-WORD BY 8-BIT) BiCMOS STATIC RAM****Write cycle 2 (\bar{S} control mode)**

Note 6. When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} ,
the output is maintained in the high impedance.