SCBS141B - MAY 1992 - REVISED MARCH 1993


- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (SOIC), Shrink Small-Outline (SSOP), and Thin Shrink Small-Outline (TSSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

description


These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT652 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

SN54LVT652 . . . JT PACKAGE SN74LVT652 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVT652 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



SCBS141B - MAY 1992 - REVISED MARCH 1993

description (continued)

The SN74LVT652 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT652 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

		INPU'	TS			DATA	a vot	ODERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB SBA		A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
L	Н	L	L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	↑	X	X	Input	Input	Store A and B data
X	Н	1	L	X	×	Input	Unspecified [‡]	Store A, hold B
Н	н	\uparrow	↑	X‡	×	Input	Output	Store A in both registers
L	X	L	1	X	×	Unspecified‡	Input	Hold A, store B
L	L	\uparrow	1	Х	x ‡	Output	Input	Store B in both registers
L	L	X	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	X	L	X	н	Output	Input	Stored B data to A bus
н	н	X	Х	L	X	Input	Output	Real-time A data to B bus
н	н	L	X	Н	×	Input	Output	Stored A data to B bus
Н	L	L	L	н	н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

SCBS141B - MAY 1992 - REVISED MARCH 1993





Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141B - MAY 1992 - REVISED MARCH 1993

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141B - MAY 1992 - REVISED MARCH 1993

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, and PW packages.

SCBS141B - MAY 1992 - REVISED MARCH 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, Vo (see Note 1)	
Current into any output in the low state, Io: SN54LVT652	96 mA
SN74LVT652	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT652	48 mA
SN74LVT652	
Input clamp current, $I_{1K}(V_1 < 0)$	50 mA
Output clamp current, I _{OK} (V _O < 0)	
Maximum power dissipation at T _A = 55°C (in still air): DB package	
DW package	
PW package	
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	<u> </u>		SN54L	VT652	SN74L		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	_	2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		ĺ	5.5		5.5	V
ЮН	High-level output current	,	İ	-24		-32	mA
lOL	Low-level output current		(1)	24		32	mA
loL‡	Low-level output current		l S	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	12."	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

[‡] Current duty cycle ≤ 50%, f ≥ 1 kHz

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} This current will only flow when the output is in the high state and VO > VCC.

SCBS141B - MAY 1992 - REVISED MARCH 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		SN	154LVT65	2	SN	74LVT6	52	UNIT			
PARAMETER	"	EST CONDITIONS		MIN	TYPT	MAX	MIN	TYP	MAX	UNII	
VIK	V _{CC} = 2.7 V,	I _I = -18 mA				-1.2			-1.2	٧	
	V _{CC} = MIN to MAX [‡] ,	V _{CC} -C).2		VCC-0	.2					
Vari	V _{CC} = 2.7 V,		2.4		_	2.4			V		
VOH	V _{CC} = 3 V,	I _{OH} = - 24 mA		2						V	
	V _{CC} = 3 V,	I _{OH} = -32 mA					2				
	$V_{CC} = 2.7 \text{ V},$	I _{OL} = 100 μA				0.2			0.2		
	$V_{CC} = 2.7 \text{ V},$	I _{OL} = 24 mA			_	0.5			0.5		
VOL	V _{CC} = 3 V,	I _{OL} = 16 mA				0.4			0.4	V	
VOL	V _{CC} = 3 V,				0.5			0.5	1 °		
	V _{CC} = 3 V,				0.55						
	V _{CC} = 3 V,	I _{OL} = 64 mA							0.55		
	V _{CC} = 3.6 V,	VI = VCC or GND	Control pins A or B ports§		- 4	* ±1			±1		
	V _{CC} = 0 or MAX [‡] ,	V _I = 5.5 V			&	10			10		
ij	V _{CC} = 3.6 V,	V _I = 5.5 V				20		20	μА		
	$V_{CC} = 3.6 \text{ V},$	VI = VCC			اران المحادث	1			1		
	V _{CC} = 3.6 V,	V _I = 0			100	-5		_	-5		
l _{off}	$V_{CC} = 0$,	V_1 or $V_0 = 0$ to 4.5 V			ý				±100	μΑ	
lia ia	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75			75			μА	
l(hold)	ACC = 2 A	V _I = 2 V	A OI B POILS	-75			-75			μζ	
lozh	V _{CC} = 3.6 V,	VO = 3 V				1			1	μΑ	
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μΑ	
			Outputs high		0.13	0.19		0.13	0.19		
^l cc	$V_{CC} = 3.6 \text{ V},$	IO = 0,	Outputs low		8.8	12		8.8	12	mA	
icc	V _I = V _{CC} or GND	Outputs disabled		0.13	0.19		0.13	0.19	1107		
ΔICC¶	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND					0.2			0.2	mA	
Ci	V _I = 3 V or 0				4.5			4.5		pF	
C _{io}	V _O = 3 V or 0				11			11		pF	

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. \uparrow For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] Unused pins at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS141B - MAY 1992 - REVISED MARCH 1993

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVT652				SN74LVT652					
			V _{CC} = 3.3	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz		
t _w	Pulse duration, CLK high of		٠.	Ň.		3.3		3.3		ns			
t _{su}	Setup time, A or B before	Data high		(Q),			1.2		1.2				
	CLKAB↑ or CLKBA↑	Data low		\$5.20°			2		2.5		ns		
th	Hold time, A or B after CLKAB↑ or CLKBA↑			Α,			0.5		0.5		ns		

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


		TO (OUTPUT)											
PARAMETER	FROM (INPUT)		V _{CC} = 3.3	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT		
	(01)	(0011-01)	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
f _{max}							150			150		MHz	
^t PLH	CLKBA or	A or B					1.8	3.7	6	_	6.9	ns	
^t PHL	CLKAB	AUID					2	3.7	5.7		6.4	ns	
^t PLH	A or B	B or A					1.2	2.8	4.7		5.5		
^t PHL		D UFA					1	2.6	4.6		5.3	ns	
t _{PLH}	SBA or SAB‡	SBA or SAB∓	A av B			e Si G		1.4	3.7	6.4		7.6	
^t PHL			A or B					1.4	4	6.2		6.8	ns
^t PZH	OEBA	А		. ``			1	2.9	5.8		7.2		
^t PZL		^		्र			1	3	6		7.3	ns	
^t PHZ	0504	Δ.		3"			2.2	3.9	6.5		6.9		
^t PLZ	OEBA	Α					1.8	3.2	5.8		5.9	ns	
^t PZH	OEAR	В					1	3.3	6.5		7.5	no	
^t PZL	OEAB	B					1.2	3.4	6.3		7.1	ns	
t _{PHZ}	OEAB	В					1.7	4.5	7.2		8.1		
tPLZ	DEAB	8					1.5	3.8	5.8		6.3	ns	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

SCBS141B - MAY 1992 - REVISED MARCH 1993

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms