FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 10 μA (Max.) @ V_{DS} = -250V
- Low $R_{DS(ON)}$: 1.65 Ω (Typ.)

BV_{DSS} = -250 V

$R_{DS(on)}$ = 2.4 Ω

I_D = -2.7 A

D²-PAK I²-PAK



1. Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	-250	V
I_D	Continuous Drain Current (T_C=25°C)	-2.7	A
	Continuous Drain Current (T_C=100°C)	-1.7	
I_{DM}	Drain Current-Pulsed ①	-11	A
V_{GS}	Gate-to-Source Voltage	±30	V
E_{AS}	Single Pulsed Avalanche Energy ②	182	mJ
I_{AR}	Avalanche Current ①	-2.7	A
E_{AR}	Repetitive Avalanche Energy ①	3.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-4.8	V/ns
P_D	Total Power Dissipation (T_A=25°C) *	3.1	W
	Total Power Dissipation (T_C=25°C)	38	W
	Linear Derating Factor	0.3	W/°C
T_J , T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	°C
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8 " from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	–	3.29	°C/W
$R_{\theta JA}$	Junction-to-Ambient *	–	40	
$R_{\theta JA}$	Junction-to-Ambient	–	62.5	

* When mounted on the minimum pad size recommended (PCB Mount).

SAMSUNG ELECTRONICS

Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	-250	--	--	V	V_{GS}=0V,I_D=-250μA
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	-0.22	--	V/°C	I_D=-250μA ***See Fig 7***
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	--	-4.0	V	V_{DS}=-5V,I_D=-250μA
I_{GSS}	Gate-Source Leakage , Forward	--	--	-100	nA	V_{GS}=-30V
	Gate-Source Leakage , Reverse	--	--	100		V_{GS}=30V
I_{DSS}	Drain-to-Source Leakage Current	--	--	-10	μA	V_{DS}=-250V
		--	--	-100		V_{DS}=-200V,T_C=125°C
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	--	2.4	Ω	V_{GS}=-10V,I_D=-1.4A ④
g_{fs}	Forward Transconductance	--	2.0	--	℧	V_{DS}=-40V,I_D=-1.4A ④
C_{iss}	Input Capacitance	--	415	540	pF	V_{GS}=0V,V_{DS}=-25V,f =1MHz ***See Fig 5***
C_{oss}	Output Capacitance	--	65	95		
C_{rss}	Reverse Transfer Capacitance	--	24	35		
$t_{d(on)}$	Turn-On Delay Time	--	11	30	ns	V_{DD}=-125V,I_D=-2.7A, R_G=18Ω ***See Fig 13*** ④ ⑤
t_r	Rise Time	--	19	50		
$t_{d(off)}$	Turn-Off Delay Time	--	34	80		
t_f	Fall Time	--	15	40		
Q_g	Total Gate Charge	--	16	20	nC	V_{DS}=-200V,V_{GS}=-10V, I_D=-2.7A ***See Fig 6 & Fig 12*** ④ ⑤
Q_{gs}	Gate-Source Charge	--	3.3	--		
Q_{gd}	Gate-Drain(" Miller ") Charge	--	7.8	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	-2.7	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current ①	--	--	-11		
V_{SD}	Diode Forward Voltage ④	--	--	-5.0	V	T_J=25°C,I_S=-2.7A,V_{GS}=0V
t_{rr}	Reverse Recovery Time	--	140	--	ns	T_J=25°C,I_F=-2.7A
Q_{rr}	Reverse Recovery Charge	--	0.7	--	μC	di_F/dt=100A/μs ④

Notes ;

① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature

② L=40mH, I_{AS}=-2.7A, V_{DD}=-50V, R_G=27Ω*, Starting T_J=25°C

③ I_{SD}≤-2.7A, di/dt≤300A/μs, V_{DD}≤BV_{DSS}, Starting T_J=25°C

④ Pulse Test : Pulse Width = 250μs, Duty Cycle ≤ 2%

⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics



Fig 2. Transfer Characteristics



Fig 3. On-Resistance vs. Drain Current



Fig 4. Source-Drain Diode Forward Voltage



Fig 5. Capacitance vs. Drain-Source Voltage



Fig 6. Gate Charge vs. Gate-Source Voltage



4

Fig 7. Breakdown Voltage vs. Temperature



Fig 8. On-Resistance vs. Temperature



Fig 9. Max. Safe Operating Area



Fig 10. Max. Drain Current vs. Case Temperature



Fig 11. Thermal Response



Fig 12. Gate Charge Test Circuit & Waveform



Fig 13. Resistive Switching Test Circuit & Waveforms



Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms