

CMLDM5757

SURFACE MOUNT SILICON
DUAL P-CHANNEL
ENHANCEMENT-MODE
MOSFET



SOT-563 CASE

APPLICATIONS:

- Load switch/Level shifting
- Battery charging
- Boost switch
- Electro-luminescent backlighting

MAXIMUM RATINGS: ($T_A=25^\circ\text{C}$)

Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	8.0	V
Continuous Drain Current (Steady State)	I_D	430	mA
Maximum Pulsed Drain Current ($t_p=10\mu\text{s}$)	I_{DM}	750	mA
Power Dissipation (Note 1)	P_D	350	mW
Power Dissipation (Note 2)	P_D	300	mW
Power Dissipation (Note 3)	P_D	150	mW
Operating and Storage Junction Temperature	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$
Thermal Resistance (Note 1)	Θ_{JA}	357	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: ($T_A=25^\circ\text{C}$)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
I_{GSSF}, I_{GSSR}	$V_{GS}=4.5\text{V}, V_{DS}=0$		2.0	μA
I_{DSS}	$V_{DS}=16\text{V}, V_{GS}=0$		1.0	μA
BV_{DSS}	$V_{GS}=0, I_D=250\mu\text{A}$	20		V
$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	0.45	1.0	V
V_{SD}	$V_{GS}=0, I_S=350\text{mA}$		1.2	V
$r_{DS(\text{ON})}$	$V_{GS}=4.5\text{V}, I_D=430\text{mA}$		0.9	Ω
$r_{DS(\text{ON})}$	$V_{GS}=2.5\text{V}, I_D=300\text{mA}$		1.2	Ω
$r_{DS(\text{ON})}$	$V_{GS}=1.8\text{V}, I_D=150\text{mA}$		2.0	Ω
C_{rss}	$V_{DS}=16\text{V}, V_{GS}=0, f=1.0\text{MHz}$	20		pF
C_{iss}	$V_{DS}=16\text{V}, V_{GS}=0, f=1.0\text{MHz}$	175		pF
C_{oss}	$V_{DS}=16\text{V}, V_{GS}=0, f=1.0\text{MHz}$	30		pF

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0mm²

(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0mm²

(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4mm²



www.centralsemi.com

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CMLDM5757 consists of dual P-Channel enhancement-mode silicon MOSFETs designed for high speed pulsed amplifier and driver applications. These MOSFETs offer very low $r_{DS(\text{ON})}$ and low threshold voltage.

MARKING CODE: 77C

FEATURES:

- ESD protection up to 1800V (Human Body Model)
- 350mW power dissipation
- Very low $r_{DS(\text{ON})}$
- Low threshold voltage
- Logic level compatible
- Small, SOT-563 surface mount package
- Complementary dual N-Channel device: CMLDM3737

R2 (5-June 2013)

CMLDM5757


SURFACE MOUNT SILICON
DUAL P-CHANNEL
ENHANCEMENT-MODE
MOSFET

Central
Semiconductor Corp.


ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: ($T_A=25^\circ C$)

SYMBOL	TEST CONDITIONS	TYP	MAX	UNITS
$Q_g(\text{tot})$	$V_{DS}=10V, V_{GS}=4.5V, I_D=200mA$	1.2		nC
Q_{gs}	$V_{DS}=10V, V_{GS}=4.5V, I_D=200mA$	0.24		nC
Q_{gd}	$V_{DS}=10V, V_{GS}=4.5V, I_D=200mA$	0.36		nC
t_{on}	$V_{DD}=10V, V_{GS}=4.5V, I_D=215mA, R_G=10\Omega$	38		ns
t_{off}	$V_{DD}=10V, V_{GS}=4.5V, I_D=215mA, R_G=10\Omega$	48		ns

SOT-563 CASE - MECHANICAL OUTLINE



PIN CONFIGURATION



LEAD CODE:

- 1) Source Q1
- 2) Gate Q1
- 3) Drain Q1
- 4) Source Q2
- 5) Gate Q2
- 6) Drain Q2

MARKING CODE: 77C

R2 (5-June 2013)


CMLDM5757

**SURFACE MOUNT SILICON
DUAL P-CHANNEL
ENHANCEMENT-MODE
MOSFET**




TYPICAL ELECTRICAL CHARACTERISTICS


Output Characteristics




Drain Source On Resistance




Capacitance



Transfer Characteristics



Power Derating



R2 (5-June 2013)