
HM5116160B Series

1048576-word × 16-bit Dynamic Random Access Memory

HITACHI

ADE-203-475 (Z)

Preliminary

Rev. 0.0

Dec. 6, 1995

Description

The Hitachi HM5116160B is a CMOS dynamic RAM organized as 1,048,576-word × 16-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5116160B offers Fast Page Mode as a high speed access mode.

Features

- Single 5 V ($\pm 10\%$)
- High speed
 - Access time: 60 ns/70 ns/80 ns (max)
- Low power dissipation
 - Active mode: 550 mW/495 mW/440mW (max)
 - Standby mode: 11 mW (max)
 - : 0.83 mW (max) (L-version)
- Fast page mode capability
- Long refresh period
 - 4096 refresh cycles: 64 ms
 - : 128 ms (L-version)
- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh
- $2\overline{\text{CAS}}$ -byte control
- Battery backup operation (L-version)

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

This specification is fully compatible with the 16-Mbit DRAM specifications from TEXAS INSTRUMENTS.

HM5116160B Series


Ordering Information

Type No.	Access time	Package
HM5116160BJ-6	60 ns	400-mil 42-pin plastic SOJ (CP-42D)
HM5116160BJ-7	70 ns	
HM5116160BJ-8	80 ns	
HM5116160BLJ-6	60 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM5116160BLJ-7	70 ns	
HM5116160BLJ-8	80 ns	
HM5116160BTT-6	60 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM5116160BTT-7	70 ns	
HM5116160BTT-8	80 ns	
HM5116160BLTT-6	60 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM5116160BLTT-7	70 ns	
HM5116160BLTT-8	80 ns	

HITACHI

2

Pin Arrangement




Pin Description

Pin name	Function
A0 to A11	Address input
A0 to A11	Refresh address input
I/O0 to I/O15	Data input/Data output
\overline{RAS}	Row address strobe
UCAS, LCAS	Column address strobe
\overline{WE}	Read/Write enable
\overline{OE}	Output enable
V _{CC}	Power supply (+5 V)
V _{SS}	Ground
NC	No connection

HM5116160B Series

Block Diagram



Truth Table

RAS	LCAS	UCAS	WE	OE	Output		Operation
H	D	D	D	D	Open		Standby
L	L	H	H	L	Valid	Lower byte	Read cycle
L	H	L	H	L	Valid	Upper byte	
L	L	L	H	L	Valid	Word	
L	L	H	L ²	D	Open	Lower byte	Early write cycle
L	H	L	L ²	D	Open	Upper byte	
L	L	L	L ²	D	Open	Word	
L	L	H	L ²	H	Undefined	Lower byte	Delayed write cycle
L	H	L	L ²	H	Undefined	Upper byte	
L	L	L	L ²	H	Undefined	Word	
L	L	H	H to L	L to H	Valid	Lower byte	Read-modify-write cycle
L	H	L	H to L	L to H	Valid	Upper byte	
L	L	L	H to L	L to H	Valid	Word	
L	H	H	D	D	Open	Word	$\overline{\text{RAS}}$ -only refresh cycle
H to L	H	L	D	D	Open	Word	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle or Self refresh cycle (L-version)
H to L	L	H	D	D	Open	Word	
H to L	L	L	D	D	Open	Word	
L	L	L	H	H	Open		Read cycle (Output disabled)

- Notes: 1. H: High (inactive) L: Low (active) D: H or L
 2. $t_{\text{wcs}} \geq 0 \text{ ns}$ Early write cycle
 $t_{\text{wcs}} < 0 \text{ ns}$ Delayed write cycle
 3. Mode is determined by the OR function of the $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$. (Mode is set by the earliest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ active edge and reset by the latest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ inactive edge.) However write OPERATION and output HIZ control are done independently by each $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$.
 ex. if $\overline{\text{RAS}} = \text{H to L}$, $\overline{\text{UCAS}} = \text{H}$, $\overline{\text{LCAS}} = \text{L}$, then $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle is selected.

HM5116160B Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{CC}	4.5	5.0	5.5	V	1, 2
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Notes: 1. All voltage referred to V_{SS}

2. The supply voltage with all V_{CC} pins must be on the same level. The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics ($T_a = 0$ to +70°C, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current ^{1, 2}	I_{CC1}	—	100	—	90	—	80	mA	$t_{RC} = \text{min}$
Standby current	I_{CC2}	—	2	—	2	—	2	mA	TTL interface $\overline{RAS}, \overline{UCAS}, \overline{LCAS} = V_{IH}$ Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface $\overline{RAS}, \overline{UCAS}, \overline{LCAS} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
Standby current (L-version)	I_{CC2}	—	150	—	150	—	150	μA	CMOS interface $\overline{RAS}, \overline{UCAS}, \overline{LCAS} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
RAS-only refresh current ²	I_{CC3}	—	100	—	90	—	80	mA	$t_{RC} = \text{min}$

HM5116160B Series

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V) (cont)

Parameter	Symbol	HM5116160B						Unit	Test conditions
		-6		-7		-8			
		Min	Max	Min	Max	Min	Max		
Standby current ¹	I _{CC5}	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{\text{IH}}$ $\overline{\text{UCAS}}, \overline{\text{LCAS}} = V_{\text{IL}}$ Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	100	—	90	—	80	mA	t _{RC} = min
Fast page mode current ^{1, 3}	I _{CC7}	—	105	—	95	—	85	mA	t _{PC} = min
Battery backup current ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	500	—	500	—	500	μA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 31.3 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	300	—	300	—	300	μA	CMOS interface $\overline{\text{RAS}}, \overline{\text{UCAS}}, \overline{\text{LCAS}} \leq 0.2 \text{ V}$ Dout = High-Z
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -5 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

- Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{\text{IL}}$.
 3. Address can be changed once or less while $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}} = V_{\text{IH}}$.
 4. V_{IH} ≥ V_{CC} - 0.2 V, 0 V ≤ V_{IL} ≤ 0.2 V.

Capacitance (Ta = 25°C, V_{CC} = 5 V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	—	5	pF	1
Input capacitance (Clocks)	C _{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C _{VO}	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}} = V_{\text{IH}}$ to disable Dout.

HM5116160B Series

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)^{*1, *2, *3, *19}

Test Conditions

- Input rise and fall time: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.4 V, 2.4 V
- Output load: 2 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	110	—	130	—	150	—	ns	
RAS precharge time	t _{RP}	40	—	50	—	60	—	ns	
CAS precharge time	t _{CP}	10	—	10	—	10	—	ns	
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	ns	
CAS pulse width	t _{CAS}	15	10000	18	10000	20	10000	ns	
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	22
Column address hold time	t _{CAH}	10	—	15	—	15	—	ns	22
RAS to CAS delay time	t _{RCD}	20	45	20	52	20	60	ns	4
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	5
RAS hold time	t _{RSH}	15	—	18	—	20	—	ns	
CAS hold time	t _{CSH}	60	—	70	—	80	—	ns	
CAS to RAS precharge time	t _{CRP}	5	—	5	—	5	—	ns	23
OE to Din delay time	t _{OED}	15	—	18	—	20	—	ns	6
OE delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	7
CAS delay time from Din	t _{DZC}	0	—	0	—	0	—	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	8

HITACHI

8

HM5116160B Series

Read Cycle

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	ns	9, 10,
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	18	—	20	ns	10, 11, 18
Access time from address	t_{AA}	—	30	—	35	—	40	ns	10, 12, 18
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	—	18	—	20	ns	10, 26
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	13, 23
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	5	—	5	—	5	—	ns	13
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	40	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	30	—	35	—	40	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	15	—	15	—	15	ns	14
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	15	—	15	—	15	ns	14
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	18	—	20	—	ns	6

Write Cycle

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	15, 22
Write command hold time	t_{WCH}	10	—	15	—	15	—	ns	22
Write command pulse width	t_{WP}	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	15	—	18	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15	—	18	—	20	—	ns	24
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	16, 24
Data-in hold time	t_{DH}	10	—	15	—	15	—	ns	16, 24

HM5116160B Series

Read-Modify-Write Cycle

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t_{RWC}	155	—	181	—	205	—	ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85	—	98	—	110	—	ns	15
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40	—	46	—	50	—	ns	15
Column address to \overline{WE} delay time	t_{AWD}	55	—	63	—	70	—	ns	15
\overline{OE} hold time from \overline{WE}	t_{OEh}	15	—	18	—	20	—	ns	

Refresh Cycle

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
\overline{CAS} setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	22
\overline{CAS} hold time (CBR refresh cycle)	t_{CHR}	10	—	10	—	10	—	ns	23
\overline{RAS} precharge to \overline{CAS} hold time	t_{RPC}	0	—	0	—	0	—	ns	22

Fast Page Mode Cycle

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t_{PC}	40	—	45	—	50	—	ns	
Fast page mode \overline{RAS} pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	17
Access time from \overline{CAS} precharge	t_{CPA}	—	35	—	40	—	45	ns	10, 18, 23
\overline{RAS} hold time from \overline{CAS} precharge	t_{OPRH}	35	—	40	—	45	—	ns	

Fast Page Mode Read-Modify-Write Cycle

		HM5116160B							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t_{PRWC}	85	—	96	—	105	—	ns	
\overline{WE} delay time from \overline{CAS} precharge	t_{CPW}	60	—	68	—	75	—	ns	15, 23

Refresh



Parameter	Symbol	Max	Unit	Note
Refresh period	t_{REF}	64	ms	4096 cycles
Refresh period (L-version)	t_{REF}	128	ms	4096 cycles

Self Refresh Mode (L-version)

		HM5116160BL							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS pulse width (Self refresh)	t_{RASS}	100	—	100	—	100	—	μ s	27
RAS precharge time (Self refresh)	t_{RPS}	110	—	130	—	150	—	ns	
\overline{CAS} hold time (Self refresh)	t_{CHS}	-50	—	-50	—	-50	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. An initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} -only refresh or \overline{CAS} -before- \overline{RAS} refresh). If the internal refresh counter is used, a minimum of eight \overline{CAS} -before- \overline{RAS} refresh cycles are required.
 3. Only row address is indispensable on address A8, A9, A10, A11.
 4. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 5. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 6. Either t_{OED} or t_{CDD} must be satisfied.
 7. Either t_{DZO} or t_{DZC} must be satisfied.
 8. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 9. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 10. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.


HM5116160B Series

11. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RCD} + t_{CAC}(\text{max}) \geq t_{RAD} + t_{AA}(\text{max})$.
12. Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$ and $t_{RCD} + t_{CAC}(\text{max}) \leq t_{RAD} + t_{AA}(\text{max})$.
13. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
14. $t_{OFF}(\text{max})$ and $t_{OEZ}(\text{max})$ define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
15. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, or $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
16. These parameters are referred to \overline{UCAS} and \overline{LCAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
17. t_{RASP} defines \overline{RAS} pulse width in fast page mode cycles.
18. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
19. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if $t_{OEH} \geq t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OEH} < t_{CWL}$, invalid data will be out at each I/O.
20. When both \overline{UCAS} and \overline{LCAS} go low at the same time, all 16-bit data are written into the device. \overline{UCAS} and \overline{LCAS} cannot be staggered within the same write/read cycles.
21. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
22. t_{ASC} , t_{CAH} , t_{RCS} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of \overline{UCAS} or \overline{LCAS} .
23. t_{CRP} , t_{CHR} , t_{RCH} , t_{CPA} and t_{CPW} are determined by the later rising edge of \overline{UCAS} or \overline{LCAS} .
24. t_{CWL} , t_{DH} and t_{DS} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
25. t_{CP} is determined by the time that both \overline{UCAS} and \overline{LCAS} are high.
26. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH}(\text{min})/V_{IL}(\text{max})$ level.
27. Please do not use t_{RASS} timing, $10 \mu\text{s} \leq t_{RASS} \leq 100 \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100 \mu\text{s}$, then \overline{RAS} precharge time should use t_{RPS} instead of t_{RP} .
28. If you use distributed CBR refresh mode with $15.6 \mu\text{s}$ interval in normal read/write cycle, CBR refresh should be executed within $15.6 \mu\text{s}$ immediately after exiting from and before entering into self refresh mode.
29. If you use \overline{RAS} only refresh or CBR burst refresh mode in normal read/write cycle, 4096 cycles of distributed CBR refresh with $15.6 \mu\text{s}$ interval should be executed within 64 ms immediately after exiting from and before entering into the self refresh mode.
30. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
31.  H or L (H: $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$, L: $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$)
 Invalid Dout


Notes concerning $\overline{2CAS}$ control

Please do not separate the $\overline{UCAS/LCAS}$ operation timing intentionally. However skew between $\overline{UCAS/LCAS}$ are allowed under the following conditions.

1. Each of the $\overline{UCAS/LCAS}$ should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed; such as following.



3. Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.




4. Byte control operation by remaining \overline{UCAS} or \overline{LCAS} high is guaranteed.


HM5116160B Series

Timing Waveforms^{*31}

Read Cycle




Early Write Cycle




HM5116160B Series

Delayed Write Cycle^{*19}




Read-Modify-Write Cycle*19




HM5116160B Series

RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




HM5116160B Series

Hidden Refresh Cycle




Fast Page Mode Read Cycle




HM5116160B Series

Fast Page Mode Early Write Cycle




HM5116160B Series

Fast Page Mode Read-Modify-Write Cycle*19



Self Refresh Cycle (L-version) *27, 28, 29, 30




HM5116160B Series

Package Dimensions

HM5116160BJ/BLJ Series (CP-42D)


Unit: mm



HM5116160B Series

HM5116160BTT/BLTT Series (TTP-50/44DC)

Unit: mm



HITACHI

27