

54ABT/74ABT245C

Octal Bidirectional Transceiver with TRI-STATE® Outputs

General Description


The 'ABT245C contains eight non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 64 mA on both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a High Z condition.

- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch-free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time is less than enable time to avoid bus contention

Features


- Bidirectional non-inverting buffers
- A and B output sink capability of 64 mA, source capability of 32 mA

Logic Symbol




Connection Diagrams

Pin Assignment for DIP, Flatpak, SSOP and SOIC



Pin Assignment for LCC



TRI-STATE® is a registered trademark of National Semiconductor Corporation

Pin Descriptions

Pin Names	Description
\overline{OE}	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or TRI-STATE Outputs
B ₀ -B ₇	Side B Inputs or TRI-STATE Outputs

Truth Table


Inputs	Output	
\overline{OE}	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immortal

Logic Diagram



TL/F/10945-4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	
Ceramic	−55°C to +175°C
Plastic	−55°C to +150°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Any Output in the Disabled or Power-off State in the HIGH State	−0.5V to 5.5V −0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

DC Latchup Source Current

−500 mA

Over Voltage Latchup (I/O)

10V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs

Recommended Operating Conditions

Free Air Ambient Temperature

Military −55°C to +125°C
Commercial −40°C to +85°C

Supply Voltage

Military +4.5V to +5.5V
Commercial +4.5V to +5.5V

Minimum Input Edge Rate

(ΔV/Δt)
Data Input 50 mV/ns
Enable Input 20 mV/ns

DC Electrical Characteristics

Symbol	Parameter	ABT245C			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA (OE, T/R)
V _{OH}	Output HIGH Voltage	54ABT/74ABT	2.5		V	Min	I _{OH} = −3 mA (A _n , B _n)
		54ABT	2.0		V	Min	I _{OH} = −24 mA (A _n , B _n)
		74ABT	2.0		V	Min	I _{OH} = −32 mA (A _n , B _n)
V _{OL}	Output LOW Voltage	54ABT		0.55	V	Min	I _{OL} = 48 mA (A _n , B _n)
		74ABT		0.55			I _{OL} = 64 mA (A _n , B _n)
I _{IH}	Input HIGH Current			5 5	μA	Max	V _{IN} = 2.7V (OE, T/R) (Note 3) V _{IN} = V _{CC} (OE, T/R)
I _{IVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V (OE, T/R)
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)			100	μA	Max	V _{IN} = 5.5V (A _n , B _n)
I _{IL}	Input LOW Current			−5 −5	μA	Max	V _{IN} = 0.5V (OE, T/R) (Note 3) V _{IN} = 0.0V (OE, T/R)
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA (OE, T/R) All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current			50	μA	0 − 5.5V	V _{OUT} = 2.7V (A _n , B _n); OE = 2.0V
I _{IL} + I _{OZL}	Output Leakage Current			−50	μA	0 − 5.5V	V _{OUT} = 0.5V (A _n , B _n); OE = 2.0V
I _{OS}	Output Short-Circuit Current	−100	−275	mA	Max		V _{OUT} = 0.0V (A _n , B _n)
I _{CEX}	Output High Leakage Current			50	μA	Max	V _{OUT} = V _{CC} (A _n , B _n)
I _{IZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.5V (A _n , B _n); All Others GND
I _{CCH}	Power Supply Current			50	μA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μA	Max	OE = V _{CC} ; T/R = GND or V _{CC} ; All Other GND or V _{CC}

Note 3: Guaranteed but not tested.

DC Electrical Characteristics (Continued)

Symbol	Parameter	ABT245C			Units	V _{CC}	Conditions
		Min	Typ	Max			
I _{CCT}	Additional I _{CC} /Input	Outputs Enabled Outputs TRI-STATE Outputs TRI-STATE	2.5 2.5 50	mA mA μA	Max	V _I = V _{CC} - 2.1V OE, T/R V _I = V _{CC} - 2.1V Data Input V _I = V _{CC} - 2.1V All Others at V _{CC} or GND.	
I _{CCD}	Dynamic I _{CC} No Load (Note 2)		0.1	mA/ MHz	Max	Outputs Open OE = GND, T/R = GND or V _{CC} One Bit Toggling, 50% Duty Cycle (Note 1)	

Note 1: For 8 bits toggling, I_{CCD} < 0.8 mA/MHz.

Note 2: Guaranteed, but not tested.

DC Electrical Characteristics (SOIC package)

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions C _L = 50 pF, R _L = 500Ω
V _{OOL}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-1.0		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.7	3.1		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	0.9	0.6		V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching. 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics (SOIC and SSOP package)

Symbol	Parameter	74ABT			54ABT		74ABT		Units	
		T _A = +25°C V _{CC} = +5V C _L = 50 pF			T _A = -55°C to +125°C V _{CC} = 4.5V-5.5V C _L = 50 pF		T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF			
		Min	Typ	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Outputs	1.0 1.0	2.1 2.4	3.6 3.6	1.0 1.0	4.8 4.8	1.0 1.0	3.6 3.6	ns	
t _{PZH}	Output Enable Time	1.5 1.5	3.2 3.7	6.0 6.0	1.0 2.0	6.5 7.5	1.5 1.5	6.0 6.0	ns	
t _{PHZ}	Output Disable Time	1.0 1.0	3.6 3.3	5.6 5.6	1.7 1.7	7.4 6.5	1.0 1.0	5.6 5.6	ns	

Extended AC Electrical Characteristics (SOIC package)

Symbol	Parameter	74ABT			74ABT		74ABT		Units	
		-40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF 8 Outputs Switching (Note 4)			T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 250 pF 1 Output Switching (Note 5)		T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 250 pF 8 Outputs Switching (Note 6)			
		Min	Typ	Max	Min	Max	Min	Max		
f _{toggle}	Max Toggle Frequency	100							MHz	
t _{PLH}	Propagation Delay Data to Outputs	1.5 1.5	5.0 5.0	6.0 6.0	1.5 1.5	6.0 6.0	2.5 2.5	8.5 8.5	ns	

Extended AC Electrical Characteristics (SOIC package)

Symbol	Parameter	74ABT			74ABT			74ABT			Units	
		-40°C to +85°C V _{CC} = 4.5V–5.5V C _L = 50 pF 8 Outputs Switching (Note 4)			T _A = -40°C to +85°C V _{CC} = 4.5V–5.5V C _L = 250 pF 1 Output Switching (Note 5)			T _A = -40°C to +85°C V _{CC} = 4.5V–5.5V C _L = 250 pF 8 Outputs Switching (Note 6)				
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t _{PZH}	Output Enable Time	1.5	6.5		2.5	7.5		2.5	9.5		ns	
t _{PZL}		1.5	6.5		2.5	7.5		2.5	11.0		ns	
t _{PHZ}	Output Disable Time	1.0	6.5		(Note 7)			(Note 7)			ns	
t _{PLZ}		1.0	5.6								ns	

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.

Skew (SOIC package)

Symbol	Parameter	74ABT			74ABT			Units	
		T _A = -40°C to +85°C V _{CC} = 4.5V–5.5V C _L = 50 pF 8 Outputs Switching (Note 3)			T _A = -40°C to +85°C V _{CC} = 4.5V–5.5V C _L = 250 pF 8 Outputs Switching (Note 4)				
		Max			Max				
t _{OSHL} (Note 1)	Pin to Pin Skew HL Transitions		1.3			2.3		ns	
t _{OSLH} (Note 1)	Pin to Pin Skew LH Transitions		1.0			1.8		ns	
t _{PS} (Note 5)	Duty Cycle LH–HL Skew		2.0			3.5		ns	
t _{OSt} (Note 1)	Pin to Pin Skew LH/HL Transitions		2.0			3.5		ns	
t _{PV} (Note 2)	Device to Device Skew LH/HL Transitions		2.0			3.5		ns	

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OSt}). The specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.)

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Capacitance


Symbol	Parameter	Typ	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V (OE, T/R)
C _{I/O} (Note 1)	I/O Capacitance	11.0	pF	V _{CC} = 5.0V (A _n , B _n)

Note 1: C_{I/O} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.


t_{PLH} vs Temperature (T_A)
 $C_L = 50 \text{ pF}$, 1 Output Switching




t_{PHL} vs Temperature (T_A)
 $C_L = 50 \text{ pF}$, 1 Output Switching




t_{PLH} vs Load Capacitance
1 Output Switching, $T_A = 25^\circ\text{C}$




t_{PHL} vs Load Capacitance
1 Output Switching, $T_A = 25^\circ\text{C}$



t_{PLH} vs Load Capacitance
8 Outputs Switching, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$




t_{PHL} vs Load Capacitance
8 Outputs Switching, $T_A = 25^\circ\text{C}$




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Table


tpZL vs Temperature (TA)
 $C_L = 50 \text{ pF}$, 1 Output Switching




tpLZ vs Temperature (TA)
 $C_L = 50 \text{ pF}$, 1 Output Switching




tpZL vs Temperature (TA)
 $C_L = 50 \text{ pF}$, 8 Outputs Switching




tpLZ vs Temperature (TA)
 $C_L = 50 \text{ pF}$, 8 Outputs Switching



tpZH vs Temperature (TA)
 $C_L = 50 \text{ pF}$, 1 Output Switching




tpHZ vs Temperature (TA)
 $C_L = 50 \text{ pF}$, 1 Output Switching




Dashed lines represent design characteristics, for specified guarantees, refer to AC Characteristics Table


t_{PZH} vs Temperature (T_A)
C_L = 50 pF, 8 Outputs Switching




t_{PHZ} vs Temperature (T_A)
C_L = 50 pF, 8 Outputs Switching




t_{PZH} vs Load Capacitance
8 Outputs Switching, T_A = 25°C




t_{PZL} vs Load Capacitance
8 Outputs Switching, T_A = 25°C



t_{PLH} and t_{PHL} vs Number Outputs Switching
V_{CC} = 5.0V, T_A = 25°C, C_L = 50 pF




I_{CC} vs Frequency, Average, T_A = 25°C,
All Outputs Unloaded/Unterminated



Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Table.


AC Loading



TL/F/10945-6

*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load



TL/F/10945-7

FIGURE 2a. Test Input Signal Levels

Amplitude	Rep. Rate	t_w	t_r	t_f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 2b. Test Input Signal Requirements

AC Waveforms




FIGURE 3. Propagation Delay Waveforms
for Inverting and Non-inverting Functions




FIGURE 5. TRI-STATE Output HIGH
and LOW Enable and Disable Times




FIGURE 4. Propagation Delay,
Pulse Width Waveforms






FIGURE 6. Setup Time, Hold Time
and Recovery Time Waveforms

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Physical Dimensions inches (millimeters)





**20-Terminal Ceramic Chip Carrier (L)
NS Package Number E20A**





**20-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J20A**

Physical Dimensions inches (millimeters) (Continued)




Physical Dimensions inches (millimeters) (Continued)



N20B (REV A)

Physical Dimensions inches (millimeters) (Continued)

Lit. # 101406-002



**20-Lead Ceramic Flatpak (F)
NS Package Number W20A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive P O Box 58090 Santa Clara, CA 95052-8090 Tel (800) 272 9959 TWX (910) 339-9240	National Semiconductor GmbH Industriestrasse 10 D-8225 Fürstenfeldbruck Germany Tel (081-41) 103-0 100-576749 Fax: (081-41) 10-35-06	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 1 17-1, Nakase, Mihama-Ku Chiba City Obihiro Obihiro Tel (043) 299-2200 Fax (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Central Rd Tsuen Wan, Kowloon Hong Kong Tel (852) 637-18000 Fax (852) 751-96600	National Semiconductors Do Brasil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil Tel (011) 558-0999 Telex 391-112103 NSBR BR Fax (011) 212-1181	National Semiconductor (Australia) Pty. Ltd. 16 Business Park Dr Notting Hill, VIC 3168 Australia Tel (3) 558-0999 Fax (3) 558-9998
--	---	--	---	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change circuitry and specifications.

44140