## MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

Reactivated after 14 April 2004 and may be used for either new or existing design acquisition.
This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE
1.1 Scope. This specification covers the detail requirements for monolithic silicon, advanced Schottky TTL, decade counter microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M38510 have been superseded by MIL-PRF-38535, (see 6.3).
1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.
1.2.1 Device types. The device types are as follows:

Device type
01
02
03
04

Circuit
Synchronous 4 - bit decade counter (asynchronous master reset)
Synchronous 4 - bit decade counter (synchronous reset)
Synchronous 4 - bit up/down decade counter (with mode control)
Synchronous 4 - bit up/down decade counter
(asynchronous master reset)
1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.
1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | Terminals | Package style |
| :---: | :---: | :---: | :---: |
| E | GDIP1-T16 or CDIP2-T16 | 16 | Dual-in-line |
| F | GDFP2-F16 or CDFP3-F16 | 16 | Flat pack |
| 2 | CQCC1-N20 | 20 | Square leadless chip carrier |

[^0]
### 1.3 Absolute maximum ratings.

| Supply voltage range | -0.5 V dc to +7.0 V dc |
| :---: | :---: |
| Input voltage range | -1.2 V dc at -18 mA to +7.0 V dc |
| Storage temperature range | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum power dissipation, per device ( $\mathrm{PD}_{\mathrm{D}}$ 1/ <br> Device types 01, 02, 03, 04 | 303 mW |
| Lead temperature (soldering, 10 seconds) | $+300^{\circ} \mathrm{C}$ |
| Thermal resistance, junction to case ( $\theta_{\mathrm{Jc}}$ ): Cases E, F, and 2 | (See MIL-STD-1835) |
| Junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) $\underline{2 /}$ | $175{ }^{\circ} \mathrm{C}$ |

1.4 Recommended operating conditions.
Supply voltage ( V VC ) ............................................................................ 4.5 V dc minimum to 5.5 V dc
maximum
Normalized fanout (each output) 3/
High logic level 50 maximum
Case operating temperature range ( $\mathrm{T}_{\mathrm{C}}$ ) ..... $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$
Width of clock pulse, high ( $\overline{\mathrm{PE}}=$ high, low) Device types 01, 02Width of clock pulse, low ( $\overline{\mathrm{PE}}=$ high )Device types 01, 028.0 ns minimum
Width of clock pulse, low ( $\overline{\mathrm{PE}}=$ low)Device types 01, 02 ...............
Width of master reset pulse, lowDevice type 01Width of $\overline{\mathrm{PL}}$ pulse, low
Device type 03 8.5 ns minimum
Device type 04 7.5 ns minimum
Width of clock pulse, low
Device type 03Width of CPU or CPD pulse, lowDevice type 04Width of master reset pulse, highDevice type 04Width of CPU or CPD pulse, low (change of direction)Device type 0412.0 ns minimum
Setup time Pn high to clock pulseDevice types 01, 02 ...............5.5 ns minimum
Setup time Pn low to clock pulse
Device types 01, 02 5.5 ns minimum
Setup time $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ high to clock pulseDevice types 01, 0213.5 ns minimum
Setup time $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ low to clock pulseDevice types 01, 02
$\qquad$ 10.5 ns minimum

[^1]| Setup time CEP or CET high to clock pulse Device types 01, 02 | 13.0 ns minimum |
| :---: | :---: |
| Setup time CEP or CET low to clock pulse Device types 01, 02 $\qquad$ | 7.5 ns minimum |
| Setup time $\bar{U} / D$ high to clock pulse Device type 03 $\qquad$ | 12.0 ns minimum |
| Setup time $\bar{U} / D$ low to clock pulse Device type 03 $\qquad$ | 12.0 ns minimum |
| Setup time Pn high to $\overline{\mathrm{PL}}$ Device types 03, 04 .. | 6.0 ns minimum |
| Setup time Pn low to $\overline{\mathrm{PL}}$ Device types 03, 04 | 6.0 ns minimum |
| Setup time $\overline{\mathrm{CE}}$ low to clock pulse Device type 03 | 10.5 ns minimum |
| Hold time Pn high to clock pulse Device types 01, 02 $\qquad$ | 2.5 ns minimum |
| Hold time Pn low to clock pulse Device types 01, 02 | 2.5 ns minimum |
| Hold time $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ high to clock pulse Device types 01, 02 $\qquad$ | 2.0 ns minimum |
| Hold time $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ low to clock pulse Device types 01, 02 $\qquad$ | 0.0 ns minimum |
| Hold time CEP or CET high to clock pulse Device types 01, 02 $\qquad$ | 0.0 ns minimum |
| Hold time CEP or CET low to clock pulse Device types 01, 02 | 0.0 ns minimum |
| Hold time Pn high to $\overline{\mathrm{PL}}$ Device types 03, 04 | 2.0 ns minimum |
| Hold time Pn low to $\overline{\mathrm{PL}}$ Device types 03, 04 | 2.0 ns minimum |
| Hold time $\overline{\mathrm{U}} / \mathrm{D}$ high to clock pulse Device type 03 $\qquad$ | 0.0 ns minimum |
| Hold time $\bar{U} / \mathrm{D}$ low to clock pulse Device type 03 $\qquad$ | 0.0 ns minimum |
| Hold time $\overline{C E}$ low to clock pulse Device type 03 $\qquad$ | 0.0 ns minimum |
| Recovery time master reset to clock pulse Device type 01 $\qquad$ | 7.0 ns minimum |
| Recovery time $\overline{\mathrm{PL}}$ to clock pulse Device type 03 $\qquad$ | 7.5 ns minimum |
| Recovery time master reset to CPU or CPD Device type 04 ................................ | 4.5 ns minimum |
| Recovery time $\overline{\mathrm{PL}}$ to CPU or CPD Device type 04 | 8.0 ns minimum |

## 2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3,4 , or 5 of this specification, whether or not they are listed.

### 2.2 Government documents.

2.2.1 Specifications and Standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS
MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 - Test Method Standard for Microelectronics.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines
(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).
3.2 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
3.3.1 Terminal connections. The terminal connections shall be as specified on figures 1.
3.3.2 Logic diagram. The logic diagram shall be as specified on figure 2.
3.3.3 Truth tables. The truth tables shall be as specified on figure 3.
3.3.4 Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

## MIL-M-38510/344A

3.3.5 Case outlines. The case outlines shall be as specified in 1.2.3.
3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
3.5 Electrical performance characteristics. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.
3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.
3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.
3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 12 (see MIL-PRF-38535, appendix A).

## 4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
4.2 Screening. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:
a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
c. Additional screening for space level product shall be as specified in MIL-PRF-38535.
4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.
4.4 Technology Conformance inspection (TCI). Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
a. Tests shall be as specified in table II herein.
b. Subgroups 4,5 , and 6 shall be omitted.

## MIL-M-38510/344A

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| High level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V} \end{aligned}$ | All | 2.5 |  | V |
| Low level output voltage | VoL | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \end{aligned}$ | All |  | 0.5 | V |
| Input clamp voltage | VIC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \end{aligned}$ | All |  | -1.2 | V |
| High level input current | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.7 \mathrm{~V}$ | All |  | 20 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1+2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ | All |  | 100 | $\mu \mathrm{A}$ |
| Low level input current | ILL1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.5 \mathrm{~V}$ | All | -. 03 | -0.6 | mA |
|  | ILL2 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.5 \mathrm{~V}$ | 01, 02 | -. 50 | -1.2 | mA |
|  | $\mathrm{I}_{1} 3$ |  | 03, 04 | -. 75 | -1.8 | mA |
| Short circuit output current 1/ | los | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OS}}=0 \mathrm{~V}$ | All | -60 | -150 | mA |
| Supply current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | All |  | 55 | mA |
| Maximum count frequency | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | All | 70 |  | MHz |
| Propagation delay time, CP to Qn | tpLH1 | $V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF} \pm 10 \%$ <br> See figure 4 | 03 | 3.0 | 9.5 | ns |
| CP to Qn | tpHL1 |  | 03 | 5.0 | 13.5 | ns |
| CP $\bar{U} / \mathrm{D}$ to Qn | tPLH1 |  | 04 | 4.0 | 10.0 | ns |
| CP U/D to Qn | tpHL1 |  | 04 | 5.5 | 14.0 | ns |
| CP to Qn $\overline{\mathrm{PE}}=($ high $)$ | tpLH1 |  | 01, 02 | 3.5 | 9.0 | ns |
| CP to $\mathrm{Qn} \overline{\mathrm{PE}}=($ high $)$ | $\mathrm{t}_{\text {PHL1 }}$ |  | 01, 02 | 3.5 | 11.5 | ns |
| CP to TC | tpLH2 |  | 03 | 6.0 | 16.5 | ns |
| CP to TC | tpHL2 |  | 03 | 5.0 | 13.5 | ns |
| CPU to $\overline{T C U}$ | tPLH2 |  | 04 | 4.0 | 10.5 | ns |
| CPU to TCU | tPHL2 |  | 04 | 3.5 | 9.5 | ns |

1/ Not more than one output should be shorted at a time.

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Propagation delay time, $\overline{\mathrm{PL}}$ to Qn | tpLH3 | $V_{C C}=5.0 \mathrm{~V}, C_{L}=50 \mathrm{pF} \pm 10 \%$ <br> See figure 4 | 04 | 5.0 | 13.5 | ns |
| $\overline{\mathrm{PL}}$ to Qn | tpHL3 |  | 04 | 5.5 | 15.0 | ns |
| CPD to $\overline{T C D}$ | tpLH4 |  | 04 | 4.0 | 10.5 | ns |
| CPD to $\overline{T C D}$ | tpHL4 |  | 04 | 3.5 | 9.5 | ns |
| CP to Qn $\overline{\mathrm{PE}}=$ (low) | tPLH2 |  | 01, 02 | 3.0 | 10.0 | ns |
| CP to Qn $\overline{\mathrm{PE}}=$ (low) | tpHL2 |  | 01, 02 | 3.0 | 10.0 | ns |
| CP to $\overline{\mathrm{RC}}$ | tpLH3 |  | 03 | 3.0 | 9.5 | ns |
| CP to $\overline{\mathrm{RC}}$ | tpHL3 |  | 03 | 3.0 | 9.0 | ns |
| CP to TC | tpLH3 |  | 01, 02 | 4.0 | 16.5 | ns |
| CP to TC | tpHL3 |  | 01, 02 | 4.0 | 15.5 | ns |
| Pn to Qn | tpLH4 |  | 03 | 3.0 | 9.0 | ns |
| Pn to Qn | tphl4 |  | 03 | 6.0 | 16.0 | ns |
| Pn to Qn | tpLH5 |  | 04 | 3.0 | 8.5 | ns |
| Pn to Qn | tpHL5 |  | 04 | 6.0 | 16.5 | ns |
| CET to TC | tplH4 |  | 01, 02 | 2.5 | 9.0 | ns |
| CET to TC | tpHL4 |  | 01, 02 | 2.5 | 9.0 | ns |
| $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ | tPLH5 |  | 03 | 3.0 | 9.0 | ns |
| $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ | tPHL5 |  | 03 | 3.0 | 9.0 | ns |
| $\overline{\mathrm{MR}}$ to Qn | tphl5 |  | 01 | 5.5 | 14.0 | ns |
| $\overline{\mathrm{MR}}$ to TC | tpHL6 |  | 01 | 4.5 | 12.5 | ns |
| $\overline{\text { PL }}$ to Qn | tpLH6 |  | 03 | 5.0 | 13.0 | ns |
| $\overline{\text { PL }}$ to Qn | tpHL6 $^{\text {d }}$ |  | 03 | 5.5 | 14.5 | ns |

## MIL-M-38510/344A

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$ <br> unless otherwise specified | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Propagation delay time, MR to $\overline{\mathrm{TCU}}$ | $t_{\text {PLH6 }}$ | $V_{C C}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \%$ <br> See figure 4 | 04 | 6.0 | 15.0 | ns |
| MR to $\overline{T C D}$ | tpHL6 |  | 04 | 6.0 | 16.0 | ns |
| $\overline{\mathrm{U}} / \mathrm{D}$ to $\overline{\mathrm{RC}}$ | tPLH7 |  | 03 | 7.0 | 22.0 | ns |
| $\bar{U} / \mathrm{D}$ to $\overline{\mathrm{RC}}$ | tpHL7 |  | 03 | 5.5 | 14.0 | ns |
| MR to Qn | tPHL11 |  | 04 | 5.5 | 16.0 | ns |
| $\bar{U} / \mathrm{D}$ to TC | tPLH8 |  | 03 | 4.0 | 13.5 | ns |
| $\bar{U} / \mathrm{D}$ to TC | tpHL8 |  | 03 | 4.0 | 12.5 | ns |
| $\overline{\mathrm{PL}}$ to $\overline{\mathrm{TC}} \mathrm{U}$ | tPLH7 |  | 04 | 7.0 | 18.5 | ns |
| $\overline{\mathrm{PL}}$ to $\overline{\mathrm{TC}} \mathrm{U}$ | tPHL7 |  | 04 | 7.0 | 17.5 | ns |
| $\overline{\mathrm{PL}}$ to $\overline{\mathrm{TCD}}$ | tPLH8 |  | 04 | 7.0 | 18.5 | ns |
| $\overline{\mathrm{PL}}$ to $\overline{\mathrm{TCD}}$ | tPHL8 |  | 04 | 7.0 | 17.5 | ns |
| Pn to $\overline{\mathrm{TC}} \mathrm{U}$ | $\mathrm{t}_{\text {PLH9 }}$ |  | 04 | 6.0 | 16.5 | ns |
| Pn to $\overline{\mathrm{TC}}$ | tPHL9 |  | 04 | 5.5 | 16.5 | ns |
| Pn to $\overline{T C D}$ | tplH10 |  | 04 | 6.0 | 16.5 | ns |
| Pn to $\overline{T C D}$ | $\mathrm{tPHL10}$ |  | 04 | 5.5 | 16.5 | ns |

TABLE II. Electrical test requirements.

| MIL-PRF-38535 <br> test requirements | Subgroups (see table III) |  |
| :--- | :--- | :--- |
|  | Class S <br> devices | Class B <br> devices |
| Interim electrical parameters | 1 | 1 |
| Final electrical test parameters | $1^{*}, 2,3,7$, | $1^{*}, 2,3,7,9$ |
|  | $9,10,11$ |  |
| Group A test requirements | $1,2,3,7$, | $1,2,3,7$, |
|  | $8,9,10,11$ | $8,9,10,11$ |
| Group B electrical test parameters | $1,2,3,7$, | $\mathrm{N} / \mathrm{A}$ |
| when using the method 5005 QCI option | $8,9,10,11$ |  |
| Group C end-point electrical parameters | $1,2,3,7$, | $1,2,3$ |
|  | $8,9,10,11$ |  |
| Group D end-point electrical parameters | $1,2,3$ | $1,2,3$ |

*PDA applies to subgroup 1.
4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.
4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
a. End-point electrical parameters shall be as specified in table II herein.
b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
4.4.4 Group D inspection. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.
4.5 Methods of inspection. Methods of inspection shall be specified as follows:
4.5.1 Voltage and current. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

| Terminal number | Device type 01 |  | Device type 2 |  | Device type 03 |  | Device type 04 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Case <br> E and F | $\begin{gathered} \text { Case } \\ 2 \end{gathered}$ | Case <br> $E$ and $F$ | $\begin{gathered} \text { Case } \\ 2 \\ \hline \end{gathered}$ | Case <br> E and F | $\begin{gathered} \text { Case } \\ 2 \\ \hline \end{gathered}$ | Case <br> E and F | Case |
| 1 | $\overline{\mathrm{MR}}$ | NC | $\overline{\mathrm{SR}}$ | NC | P1 | NC | P1 | NC |
| 2 | CP | $\overline{\mathrm{MR}}$ | CP | $\overline{\mathrm{SR}}$ | Q1 | P1 | Q1 | P1 |
| 3 | P0 | CP | P0 | CP | Q0 | Q1 | Q0 | Q1 |
| 4 | P1 | P0 | P1 | P0 | $\overline{\mathrm{CE}}$ | Q0 | CPD | Q0 |
| 5 | P2 | P1 | P2 | P1 | $\bar{U} / \mathrm{D}$ | $\overline{\mathrm{CE}}$ | CPU | CPD |
| 6 | P3 | NC | P3 | NC | Q2 | NC | Q2 | NC |
| 7 | CEP | P2 | CEP | P2 | Q3 | U/D | Q3 | CPU |
| 8 | GND | P3 | GND | P3 | GND | Q2 | GND | Q2 |
| 9 | $\overline{\text { PE }}$ | CEP | $\overline{\text { PE }}$ | CEP | P3 | Q3 | P3 | Q3 |
| 10 | CET | GND | CET | GND | P2 | GND | P2 | GND |
| 11 | Q3 | NC | Q3 | NC | $\overline{\text { PL }}$ | NC | $\overline{\text { PL }}$ | NC |
| 12 | Q2 | $\overline{\text { PE }}$ | Q2 | $\overline{\text { PE }}$ | TC | P3 | $\overline{T C U}$ | P3 |
| 13 | Q1 | CET | Q1 | CET | $\overline{\mathrm{RC}}$ | P2 | $\overline{T C D}$ | P2 |
| 14 | Q0 | Q3 | Q0 | Q3 | CP | $\overline{\mathrm{PL}}$ | MR | $\overline{\mathrm{PL}}$ |
| 15 | TC | Q2 | TC | Q2 | P0 | TC | P0 | $\overline{T C U}$ |
| 16 | $\mathrm{V}_{\text {cc }}$ | NC | $\mathrm{V}_{\text {cc }}$ | NC | $\mathrm{V}_{\text {c }}$ | NC | $\mathrm{V}_{\text {c }}$ | NC |
| 17 |  | Q1 |  | Q1 |  | $\overline{\mathrm{RC}}$ |  | $\overline{T C D}$ |
| 18 |  | Q0 |  | Q0 |  | CP |  | MR |
| 19 |  | TC |  | TC |  | P0 |  | P0 |
| 20 |  | $\mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{cc}}$ |  | $\mathrm{V}_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |

FIGURE 1. Terminal connections.


NOTES:

1. Device type 01
2. Device type 02

FIGURE 2. Logic diagram.

## Device type 03



FIGURE 2. Logic diagram - Continued.


FIGURE 2. Logic diagram - Continued.

## MIL-M-38510/344A

## Device types 01 and 02

Mode select table

| $* \overline{\mathrm{SR}}$ | $\overline{\mathrm{PE}}$ | CET | CEP | Action on the rising clock <br> edge ( 5$)$ |
| :---: | :---: | :---: | :---: | :--- |
| L | X | X | X | Reset (clear) |
| $H$ | L | X | X | Load (Pn - Qn) |
| $H$ | $H$ | $H$ | $H$ | Count (increment) |
| $H$ | $H$ | L | X | No change (hold) |
| $H$ | $H$ | $X$ | L | No change (hold) |

* For device type 02
$\mathrm{H}=$ High voltage level
L = Low voltage level
$X=$ Immaterial


## Device type 03

Mode select table

| Inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{PL}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{U}} / \mathrm{D}$ | CP |  |
| H | L | L |  |  |
| H | L | H |  | Count up |
| L | X | X | X | Count down |
| H | H | X | X | Preset (asyn) |

RC truth table

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | TC $^{*}$ | CP | $\overline{\mathrm{RC}}$ |
| L | H | U | W |
| $H$ | X | X | H |
| X | L | X | H |

*TC is generated internally
$\mathrm{H}=$ High voltage level
L = Low voltage level
$X=$ Immaterial
$\xlongequal{〔}=$ Transition from low to high level
$\underline{\square}=$ One low level pulse

## Device type 04

Function table

| $M R$ | $\overline{P L}$ | CPU | CPD | Mode |
| :---: | :---: | :---: | :---: | :--- |
| $H$ | $X$ | $X$ | $X$ | Reset (asyn) |
| $L$ | $L$ | $X$ | $X$ | Preset (asyn) |
| $L$ | $H$ | $H$ | $H$ | No change |
| $L$ | $H$ |  | $H$ | Count up |
| $L$ | $H$ | $H$ |  | Count down |

$\mathrm{H}=$ High voltage level
$\mathrm{L}=$ Low voltage level
$\mathrm{X}=$ Immaterial
$=$ = Transition from low to high level

FIGURE 3. Truth tables.


## NOTES:

1. Pulse generator has the following characteristics:
$\mathrm{t}_{1}=\mathrm{t}_{0} \leq 2.5 \mathrm{~ns}, \mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\text {OUT }} \cong 50 \Omega$.
2. Inputs not under test are at ground or at 2.7 V as specified in table III.
3. $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \pm 10 \%$ including scope probe, wiring, and stray capacitance without package in test fixture.
4. $R_{L}=499 \Omega \pm 5 \%$.
5. Voltage measurements are to be made with respect to network ground terminal.

FIGURE 4. Switching test circuit and waveform for all device types.


VOLTAGE WAVEFORMS

FIGURE 4. Switching time test circuit and waveforms for device types 01 and 02 - Continued.

## MIL-M-38510/344A



NOTE: The data pulse generator has the following characteristics: $\mathrm{Vgen}=3.0 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\text {DATA }}=7.0 \mathrm{~ns}, \mathrm{t}_{\text {SETUP }}=5.0 \mathrm{~ns}, \mathrm{t}_{\text {HOLD }}=2.0 \mathrm{~ns}$.

FIGURE 4. Switching time test circuit and waveforms for device types 01 and 02 - Continued.


FIGURE 4. Switching time test circuit and waveforms for device type 01 - Continued.


FIGURE 4. Switching time test circuit and waveforms for device type 03 - Continued.


FIGURE 4. Switching time test circuit and waveforms for device type 03 - Continued.

## MIL-M-38510/344A



PARALLEL LOADED VOLTAGE WAVEFORMS


FIGURE 4. Switching time test circuit and waveforms for device type 04 - Continued.


SERIAL LOADED VOLTAGE WAVEFORMS

FIGURE 4. Switching time test circuit and waveforms for device type 04 - Continued.


FIGURE 4. Switching time test circuit and waveforms for device type 04 - Continued.
TABLE III. Group A inspection for device type 01.

See footnotes at end of table.
See footnotes at end of table.
TABLE III. Group A inspection for device type 01 - Continued.

See footnotes at end of table III.
See footnotes at end of table III.
See footnotes at end of table III.
See footnotes at end of table III.
TABLE III. Group A inspection for device type 03.

TABLE III. Group A inspection for device type 03 - Continued.

| Subgroup | Symbol | MIL-STD-883method | Cases E, F | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | Measured terminal | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { Case } 2 \\ 1 / \end{gathered}$ | 2 | 3 | 4 | 5 | 7 | 8 | 9 | 10 | 12 | 13 | 14 | 15 | 17 | 18 | 19 | 20 |  |  |  |  |
|  |  |  | Test no. | P1 | Q1 | Q0 | $\overline{C E}$ | Ū/D | Q2 | Q3 | GND | P3 | P2 | $\overline{\text { PL }}$ | TC | $\overline{\mathrm{RC}}$ | CP | P0 | $\mathrm{V}_{\mathrm{cc}}$ |  | Min | Max |  |
| $\begin{array}{c\|} 9 \\ \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \end{array}$ | $\begin{gathered} f_{\text {MAX }} \\ \underline{5} / \end{gathered}$ | $3003$ <br> Fig. 4 $\begin{aligned} & \text { " } \\ & " \end{aligned}$ | 87 |  |  | OUT | GND | GND |  |  | GND |  |  | 2.7 V |  |  | IN |  | 5.0 V | Q0 | 90 |  | MHz |
|  |  |  | 88 |  | OUT |  | " | " |  |  | " |  |  | " |  |  | " |  |  | Q1 | " |  |  |
|  |  |  | 89 |  |  |  | " | " | OUT |  | " |  |  | " |  |  | " |  | " | Q2 | " |  | " |
|  |  |  | 90 |  |  |  | " | " |  | OUT | " |  |  | " |  |  | " |  | " | Q3 | " |  | " |
|  | $\mathrm{tpLH1}$ |  | 91 | 0.0 V |  | OUT | " | " |  |  | " | 0.0 V | 0.0 V | 2/ |  |  | " | 0.0 V | " | CP to Q0 | 3.0 | 7.5 | ns |
|  |  |  | 92 | 0.0 V | OUT |  | " | " |  |  | " | " | " |  |  |  | " | 2.7 V | " | CP to Q1 |  |  |  |
|  |  |  | 93 | 2.7 V |  |  | " | " | OUT |  | " | " | " | " |  |  | " | " | " | CP to Q2 | " | " | " |
|  |  |  | 94 | 2.7 V |  |  | " | " |  | OUT | " | " | 2.7 V | " |  |  | " | " | " | CP to Q3 | " | " | " |
|  | ${ }^{\text {tpHL1 }}$ |  | 95 | 0.0 V |  | OUT | " | " |  |  | " | " | 0.0 V | " |  |  | " | " | " | CP to Q0 | 5.0 | 11.0 | " |
|  |  |  | 96 | 2.7 V | OUT |  | " | " |  |  | " | " | 0.0 V | " |  |  | " | " | " | CP to Q1 | " | " | " |
|  |  |  | 97 | 2.7 V |  |  | " | " | OUT |  | " | " | 2.7 V | " |  |  | " | " | " | CP to Q2 | " | " | " |
|  |  |  | 98 | 0.0 V |  |  | " | " |  | OUT | " | 2.7 V | 0.0 V | " |  |  | " | " | " | CP to Q3 | " | " | " |
|  | $\mathrm{t}_{\mathrm{P} \mathrm{H}_{2}}$ | " | 99 | , |  |  | " | " |  |  | " | 0.0 V | , | " | OUT |  | " | 0.0 V | " | CP to TC | 6.0 | 13.0 | " |
|  | $\mathrm{t}_{\text {PHL2 }}$ <br> $\mathrm{t}_{\mathrm{PLLH} 3}$ | " | 100 | " |  |  | " | " |  |  | " | " | " | " | OUT |  | " | 2.7 V | " | CP to TC | 5.0 | 11.0 | " |
|  |  | " | 101 | " |  |  | " | " |  |  | " | " | " | " |  | OUT | " | " | " | CP to $\overline{\mathrm{RC}}$ | 3.0 | 7.5 | " |
|  | tpHL3 | " | 102 | " |  |  | " | " |  |  | " | " | " | " |  | OUT | " | " | " | CP to RC | " | 7.0 | " |
|  | $\begin{array}{\|c\|} \hline \mathrm{t}_{\text {PHL3 }} \\ \hline \text { tpLH4 } \\ \hline \end{array}$ |  | 103 | 2.7 V |  | OUT | 2.7 V | 2.7 V |  |  | " | 2.7 V | 2.7 V | 0.0 V |  |  | 2.7 V | IN | " | P0 to Q0 | " | 7.0 | " |
|  |  |  | 104 | IN | OUT |  | , | , |  |  | " | , | , | V |  |  | " | 2.7 V | " | P1 to Q1 | " | , | " |
|  |  |  | 105 | 2.7 V |  |  | " | " | OUT |  | " | " | IN | " |  |  | " | , | " | P2 to Q2 | " | " | " |
|  |  |  | 106 | " |  |  | " | " |  | OUT | " | IN | 2.7 V | " |  |  | " | " | " | P3 to Q3 | " | " | " |
|  | $\mathrm{tPHL4}$ |  | 107 | " |  | OUT | " | " |  |  | " | 2.7 V |  | " |  |  | " | IN | " | P0 to Q0 | 6.0 | 13.0 | " |
|  |  |  | 108 | IN | OUT |  | " | " |  |  | " | " | " | " |  |  | " | 2.7 V | " | P1 to Q1 | " | " | " |
|  |  |  | 109 | 2.7 V |  |  | " | " | OUT |  | " | " | IN | " |  |  | " | " | " | P2 to Q2 | " | " | " |
|  |  |  | 110 | 2.7 V |  |  | " | " |  | OUT | " | IN | 2.7 V | " |  |  | " | " | " | P3 to Q3 | " | " | " |
|  | tPLH5 | " | 111 | 0.0 V |  |  | IN | 0.0 V |  |  | " | 2.7 V | 0.0 V | " |  | OUT | 0.0 V | " | " | $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ | 3.0 | 7.0 | " |
|  | tpHL5 | " | 112 | 0.0 V |  |  | IN | 0.0 V |  |  | " | " | 0.0 V | " |  | OUT | 0.0 V | " | " | $\overline{\mathrm{CE}}$ to $\overline{\mathrm{RC}}$ | 3.0 | 7.0 | " |
|  | ${ }_{\text {tPLH6 }}$ | " | 113 | 2.7 V |  | OUT | 2.7 V | 2.7 V |  |  | " | " | 2.7 V | IN |  |  | 2.7 V | " | " | $\overline{\mathrm{PL}}$ to Q0 | 5.0 | 11.0 | " |
|  |  |  | 114 | " | OUT |  | " | " |  |  | " | " | " | " |  |  | " | 2.7 V | " | $\overline{\mathrm{PL}}$ to Q1 | " | " | " |
|  |  |  | 115 | " |  |  | " | " | OUT |  | " | " | " | " |  |  | " | " | " | $\overline{\text { PL }}$ to Q2 | " | " | " |
|  |  |  | 116 | " |  |  | " | " |  | OUT | " | " | " | " |  |  | " | " | " | PL to Q3 | " | " | " |
|  | $\mathrm{t}_{\text {PHL6 }}$ |  | 117 | " |  | OUT | " | " |  |  | " | " | " | " |  |  | " | 0.0 V | " | PL to Q0 | 5.5 | 12.0 | " |
|  |  |  | 118 | 0.0 V | OUT |  | " | " |  |  | " | " | " | " |  |  | " | 2.7 V | " | PL to Q1 | " | " | " |
|  |  |  | 119 | 2.7 V |  |  | " | " | OUT |  | " | " | 0.0 V | " |  |  | " | " | " | PL to Q2 | " | " | " |
|  |  |  | 120 | 2.7 V |  |  | " | " |  | OUT | " | 0.0 V | 2.7 V | " |  |  | " | " | " | PL to Q3 | " | " | " |
|  | $\mathrm{tp}_{\text {LLH7 }}$ | " | 121 | 0.0 V |  |  | 0.0 V | IN |  |  | " | 2.7 V | 0.0 V | $\underline{1}$ |  | OUT |  | " | " | $\bar{U} / \mathrm{D}$ to $\overline{\mathrm{RC}}$ | 7.0 | 18.0 | " |
|  | tpHL7 | " | 122 | " |  |  | " | " |  |  | " | 2.7 V | " | " |  | OUT |  | " | " | $\bar{U} / \mathrm{D}$ to $\overline{\mathrm{RC}}$ | 5.5 | 12.0 | " |
|  | tpLH8 | " | 123 | " |  |  | " | " |  |  | " | 0.0 V | " | " | OUT |  |  | 0.0 V | " | $\bar{U} / \mathrm{D}$ to TC | 4.0 | 10.0 | " |
|  | $\mathrm{t}_{\text {PHL8 }}$ | " | 124 | " |  |  | " | " |  |  | " | 0.0 V | " | " | OUT |  |  | 0.0 V | " | $\overline{\mathrm{U}} / \mathrm{D}$ to TC | 4.0 | 10.0 | " |
| 10 | Same tests and terminal conditions as for subgroup 9, except $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ and use limits from table I. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 | Same tests, terminal conditions and limits as for subgroup 10, except $\mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C}$. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE III．Group A inspection for device type 04.
Terminal conditions（pins not designated may be high $\geq 2.0 \mathrm{~V}$ ；low $\leq$

|  |  |  | $>$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ |  | $=$ | $=$ | $=$ |  | $\leqq=$ |  | $=$ |  | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | E |  | $=$ | $=$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{0}{E}$ |  | ${ }_{\sim}^{\times}$ |  |  |  |  | $\stackrel{\sim}{0}=$ | $=$ | $=$ | $=$ | $\stackrel{\sim}{\Gamma}$ | $=$ | $=$ | $=$ | $=$ | $\bigcirc$ | $\sim$～ | $=$ | $=$ | $=$ | $=$ | 응 $=$ | $=$ | $=$ | $=$ | $=$ | ले | $=$ | $=$ | $=$ | $=$ |
|  |  | $\stackrel{y}{\Sigma}$ | $\left\lvert\, \begin{gathered} \stackrel{\sim}{\mathrm{N}} \\ \mathbf{2} \end{gathered}=\right.$ | $=$ | $=$ | $=$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ल， |  |  | $=$ |  |
|  |  |  | $\bigcirc$ | ¢ |  | $10$ |  |  | ， |  |  | $0$ |  | 12 | $\stackrel{\sim}{2} 0$ |  | $2-\frac{1}{2}$ |  | ～12 |  | $\stackrel{9}{2}$ 앙 | $\therefore \mid$ |  | ¢ 2 |  |  |  | ＠ | N1a | $\frac{\sim}{2} 0$ |  |
| $\bigcirc$ | ํ | － | $\left\|\begin{array}{c} \vec{n} \\ \|子\| \\ \underset{\sim}{2} \end{array}\right\|=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $\stackrel{>}{7}$ |  | $=$ | $=$ |  | $=$ | $=$ | $=$ | $=$ | $=$ |  | $=$ |  | $=$ | $=$＝ |
| $\stackrel{\sim}{\square}$ | $\bigcirc$ | 은 | $\left\|\begin{array}{l} > \\ 0 \\ \dot{\sim} \end{array}\right\|$ |  | $\begin{aligned} & > \\ & \stackrel{y}{n} \\ & \omega \end{aligned}$ | $\begin{aligned} & 7 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\left\lvert\, \begin{aligned} & > \\ & \infty \\ & 0 \\ & 0 \end{aligned}\right.$ |  | $\begin{aligned} & > \\ & i n \\ & \stackrel{n}{n} \end{aligned}$ | $\begin{aligned} & > \\ & 0 \\ & 0 \\ & \hline 0 \end{aligned}$ |  |  |  |  |  | $\left\|\begin{array}{c} \frac{y}{\varepsilon} \\ \frac{0}{1} \end{array}\right\|$ |  |  |  |  | $\stackrel{>}{\lambda}$ |  |  |  |  |  | $\stackrel{>}{\square}$ |  |  | $\xrightarrow{2}$ | $\stackrel{>}{0}$ |
| $\pm$ | $\stackrel{\infty}{\sim}$ | $\frac{\Upsilon}{\Sigma}$ | $\left\|\begin{array}{l} \overrightarrow{0} \\ 0 \\ 0 \end{array}\right\|=$ | $==$ | $\underset{\infty}{>}$ | $\left\lvert\, \begin{aligned} & > \\ & \infty \\ & 0 \\ & \hline 0 \end{aligned}\right.$ | $\left\|\begin{array}{l} \vec{c} \\ 0 \\ \dot{0} \end{array}\right\|=$ | $=$ | $=$ | $=$ |  |  |  |  | $\left\|\begin{array}{c} \frac{\varepsilon}{b} \\ \infty \\ \hline 1 \end{array}\right\|$ |  |  |  |  |  | $\|\stackrel{\rightharpoonup}{\mathrm{N}}\|$ |  |  |  |  | $\left\lvert\, \begin{aligned} & > \\ & \stackrel{0}{i} \end{aligned}\right.$ | $\stackrel{>}{0}$ |  |  | － |  |
| $\stackrel{\text { n }}{ }$ | 산 | IO |  |  |  |  |  |  |  | $\begin{aligned} & \mathbb{Z} \\ & \underline{\xi} \\ & \text { N } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ํ | $\stackrel{\square}{\square}$ |  |  |  | 区 <br> $\vdots$ <br>  <br> $\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F－ | $\pm$ | 12 | $\left\|\begin{array}{c} > \\ \infty \\ \dot{o} \end{array}\right\|=$ | $=$ | $\begin{aligned} & > \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & > \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\left\|\begin{array}{c} > \\ \infty \\ 0 \\ \dot{2} \end{array}\right\|=$ | $=$ | $=$ | $=$ |  |  |  | $\cdots$ |  |  |  |  |  | $\stackrel{\lambda}{\lambda}$ |  |  |  |  | $\begin{aligned} & > \\ & 0 \\ & \end{aligned}$ |  | $\stackrel{\rightharpoonup}{0}$ |  | $=\begin{aligned} & > \\ & 0 \\ & 0 \\ & 0\end{aligned}$ |  |  |
| 은 | $\stackrel{\sim}{\square}$ | ๙ |  | $\left\lvert\, \begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{o}} \\ & \stackrel{\rightharpoonup}{\mathrm{o}} \end{aligned}\right.$ | $\begin{aligned} & > \\ & 0 \\ & 0 \end{aligned}$ | 落 |  | $\left\|\begin{array}{c} > \\ \infty \\ 0 \end{array}\right\|$ | ${ }^{>}$ | > |  |  | ¢ |  |  |  |  |  | $\stackrel{>}{\lambda}$ |  |  |  |  |  |  |  |  |  | － |  |  |
| $\square$ | $\cong$ | ๓ |  |  | ＞${ }_{\text {l }}^{\text {P }}$ | $\begin{aligned} & > \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  | $\begin{aligned} & > \\ & 0 \\ & 0 \\ & \hline 0 \end{aligned}$ |  |  | $\left\|\begin{array}{c} \frac{8}{z} \\ \frac{\infty}{1} \\ \hline 1 \end{array}\right\|$ |  |  |  |  |  |  |  |  |  |  | $\stackrel{\rightharpoonup}{2}$ |  |  |  | $\stackrel{3}{3}$ |  |  |  |
| $\infty$ | 아 | $\sum_{0}^{2}$ | $\mid{\underset{\sim}{\mathrm{O}}}_{1}=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ |  | $=$ | $=$ | $=$ | $=$ |  | $=$ | $=$ |  |  | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ | $=$ |  |  | $=$ |
| $\wedge$ | の | Ő |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\bigcirc$ | $\infty$ | \％ |  | $\left\|\begin{array}{c} \frac{c}{\varepsilon} \\ \vdots \\ \hdashline-1 \end{array}\right\|$ |  |  |  | （ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $๑$ | $\wedge$ | へِ |  |  | $\underset{\sim}{>}$ | $\left\lvert\, \begin{aligned} & > \\ & n \\ & n \\ & n \end{aligned}\right.$ |  |  | $\begin{aligned} & > \\ & \infty \\ & \infty \\ & 0 \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & > \\ & \substack{n\\ } \end{aligned}\right.$ |  |  | － |  |  |  |  | $\stackrel{>}{\lambda}$ |  |  |  |  | $\stackrel{>}{0}$ |  |  |  |  |  |  |  | ¢ |
| ＊ | $\bigcirc$ | on |  |  |  | $\begin{aligned} & > \\ & 0 \\ & 0 \\ & \text { in } \end{aligned}$ |  |  | $\left\lvert\, \begin{aligned} & > \\ & \substack{n \\ \omega} \\ & \hline i \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & > \\ & \infty \\ & 0 \\ & \hline \end{aligned}\right.$ |  | ¢ |  |  |  |  | $\stackrel{>}{\lambda}$ | $\stackrel{>}{\text { i }}$ |  |  |  |  | $\stackrel{>}{0}$ |  |  |  |  |  |  |  | ¢ |
| ๓ | ＊ | 8 |  |  |  |  | N | ¢ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ～ | м | $\bigcirc$ | $\begin{array}{\|c} \hline \\ \underline{\varepsilon} \\ \stackrel{\rightharpoonup}{1} \\ \hline \end{array}$ |  |  |  | （1） |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| － | ～ | え | $\left.\begin{array}{\|l\|} \vec{~} \\ 0 \\ \dot{\sim} \end{array} \right\rvert\,$ |  | $\stackrel{>}{0}$ | $\bigcirc$ | $\stackrel{>}{\infty}$ |  | $\begin{aligned} & > \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | ＞ |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{>}{2}$ |  |  |  |  | － |  |  |  |  |
| $\begin{aligned} & \mathscr{0} u \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { N } \\ & 0 \\ & \tilde{\sim} \\ & 0 \end{aligned}$ |  | $-\sim$ |  | م | $\bigcirc$ |  |  | $\circ$ | $\cong$ |  |  |  |  |  |  | $\cdots$ |  |  | $\stackrel{\square}{\circ}$ |  |  |  |  | － | Nos |  |  | ¢ை |  | \％$\underset{\sim}{\text { g }}$ |
|  |  |  | $\ddot{O}$ |  |  |  | $\hat{O}_{\text {O／}}^{\text {＝}}$＝＝＝ |  |  |  |  |  |  |  |  |  | 응 |  |  |  |  |  |  |  |  |  |  |  |  |  | $==$ |
|  | $\begin{aligned} & \bar{\circ} \\ & \text { है } \\ & \omega \\ & \hline \end{aligned}$ |  | ＞ |  |  |  | $\stackrel{\square}{\square}$ |  |  |  | $\bigcirc$ |  |  |  |  | 포 |  |  |  |  |  | $\stackrel{\text { T}}{ }$ |  |  |  |  | $\stackrel{\square}{\underline{\square}}$ |  |  |  | 끌 |
|  | $\begin{aligned} & \text { O} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & \stackrel{0}{0} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 0 \\ \hline 0 \\ -\stackrel{0}{N} \\ \\ \hline 10 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

See footnotes at end of table III．
TABLE III. Group A inspection for device type 04 - Continued.

See footnotes at end of table III.
See footnotes at end of table III.
See footnotes at end of table III.
Terminal conditions (pins not designated may be high $\geq 2.0 \mathrm{~V}$; low $\leq 0.8 \mathrm{~V}$; or open).

TABLE III. Group A inspection for device type 04 - Continued.

| Terminal conditions (pins not designated may be high $\geq 2.0 \mathrm{~V}$; low $\leq 0.8 \mathrm{~V}$; or open). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subgroup | Symbol | MIL-STD- <br> 883 method | Cases E, F | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | Measured terminal | Limits |  | Unit |
|  |  |  | $\begin{gathered} \hline \text { Case } 2 \\ 1 / \end{gathered}$ | 2 | 3 | 4 | 5 | 7 | 8 | 9 | 10 | 12 | 13 | 14 | 15 | 17 | 18 | 19 | 20 |  |  |  |  |
|  |  |  | Test no. | P1 | Q1 | Q0 | CPD | CPU | Q2 | Q3 | GND | P3 | P2 | $\overline{\text { PL }}$ | $\overline{\mathrm{TC}} \mathrm{U}$ | $\overline{T C D}$ | MR | P0 | $\mathrm{V}_{\mathrm{cc}}$ |  | Min | Max |  |
| 9$T_{C}=25^{\circ} \mathrm{C}$ | tpLH9 | $\begin{aligned} & \hline 3003 \\ & \text { Fig. } 4 \end{aligned}$ | 181 | 0.0 V |  |  | 2.7 V | 0.0 V |  |  | GND | 2.7 V | 0.0 V | 0.0 V | OUT |  | 0.0 V | IN | 5.0 V | P0 to Tcu | 6.0 | 14.5 | ns |
|  |  |  | 182 | " |  |  | " | ${ }^{\prime}$ |  |  | " | IN | " | " | " |  | " | 2.7 V | " | P3 to $\overline{\text { Tcu }}$ | 6.0 | 14.5 | " |
|  | tphLs |  | 183 | " |  |  | " | " |  |  | " | 2.7 V | " | " | " |  | " | IN | " | Poto $\overline{\text { TCu }}$ | 5.5 | 14.0 | " |
|  |  |  | 184 | " |  |  | " | " |  |  | " | IN | " | " | " |  | " | 2.7 V | " | P3 to $\overline{\mathrm{T}} \mathrm{U}$ | 5.5 | 14.0 | " |
|  | $\mathrm{t}_{\text {PLH10 }}$ |  | 185 | " |  |  | 0.0 V | 2.7 V |  |  | " | 0.0 V | " | " |  | OUT | " | IN | " | P0 to TCD | 6.0 | 14.5 | " |
|  |  |  | 186 | IN |  |  | " | " |  |  | " | " | " | " |  | " | " | 0.0 V | " | P1 to $\overline{T C D}$ | " | " | " |
|  |  |  | 187 | 0.0 V |  |  | " | " |  |  | " | " | IN | " |  | " | " | " | " | P2 to TCD | " | " | " |
|  |  |  | 188 | " |  |  | " | " |  |  | " | IN | 0.0 V | " |  | " | " | " | " | P3 to TCD | " | " | " |
|  | $\mathrm{t}_{\text {PHL10 }}$ |  | 189 | " |  |  | " | " |  |  | " | 0.0 V | " | " |  | " | " | IN | " | P0 to TCD | 5.5 | 14.0 | " |
|  |  |  | 190 | IN |  |  | " | " |  |  | " | " | " | " |  | " | " | 0.0 V | " | P1 to TCD | " | " | " |
|  |  |  | 191 | 0.0 V |  |  | " | " |  |  | " | " | IN | " |  | " | " | " | " | P2 to TCD | " | " | " |
|  |  |  | 192 | " |  |  | " | " |  |  | " | IN | 0.0 V | " |  | " | " | " | " | P3 to $\overline{T C D}$ | " | " | " |
|  | $\mathrm{t}_{\text {PHL11 }}$ | " | 193 | " |  | OUT | " | 0.0 V |  |  | " | 0.0 V | " | $2 /$ |  |  | IN | 2.7 V | " | MR to Q0 | 5.5 | 14.5 | " |
|  |  | " | 194 | 2.7 V | OUT |  | " | " |  |  | " | " | " | " |  |  | " | 0.0 V |  | MR to Q1 | " | " | " |
|  |  | " | 195 | 0.0 V |  |  | " | " | OUT |  | " |  | 2.7 V | " |  |  | " | " | " | MR to Q2 | " | " | " |
|  |  | " | 196 | 0.0 V |  |  | " | " |  | OUT | " | 2.7 V | 0.0 V | " |  |  | " | " | " | MR to Q3 | " | " | " |
| 10 | Same tests and terminal conditions as for subgroup 9, except $\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C}$ and use limits from table I. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

1/ For case 2, pins not referenced are NC.
2/ Apply one pulse prior to measurement.

$$
\begin{aligned}
& \text { 1/ For case } 2 \text {, pins not referenced are NC. } \\
& \underline{2} / \text { Apply one pulse prior to measurement. }
\end{aligned}
$$

4/ $\mathrm{H}=2.5 \mathrm{~V}, \mathrm{~L}=0.5 \mathrm{~V}, \mathrm{~A}=3.0 \mathrm{~V}$ minimum; $\mathrm{B}=0.0 \mathrm{~V}$ or GND
$\int_{------} 0.0 \mathrm{~V}$
亠
$\prod_{----} 0.0 \mathrm{~V}$
or
$\sqrt{-\quad 3.0 \mathrm{~V}}$

|  |  | Circuit |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Device | A | B | C |
| $\mathrm{I}_{\mathrm{IL} 1}$ | All | $-.25 /-0.6$ | $-.03 /-0.6$ |  |
| $\mathrm{I}_{\mathrm{IL} 2}$ | 01,02 | $-.50 /-1.2$ | $-.50 /-1.2$ |  |
| $\mathrm{I}_{\mathrm{IL} 3}$ | 03,04 | $-.75 /-1.8$ | $-.75 /-1.8$ |  |

4/ $\mathrm{H}=2.5 \mathrm{~V}, \mathrm{~L}=0.5 \mathrm{~V}, \mathrm{~A}=3.0 \mathrm{~V}$ minimum; $\mathrm{B}=0.0 \mathrm{~V}$ or GND
$\begin{aligned} & \overline{5} / \text { The } f_{\text {MAX }} \text { minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency. } \\
& \frac{6}{6} / \text { For types } 01 \text { and } 02 \text {, set outputs to } 9 \text { th count }(P 0=1, P 3=1, P 1 \text { and } P 2=0) \text {. }\end{aligned}$
$7 /$ For types 01 and 02, increment such that measurement of the specified output can occur on the next applied CP
$\overline{9} / f_{\text {MAX }}$ shall be measured only under the conditions of initial qualification and after process or design changes which may affect this parameter. For all other conditions, $f_{\text {max }}$ shall be

## 5. PACKAGING

5.1 Packaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
6.2 Acquisition requirements. Acquisition documents should specify the following:
a. Title, number, and date of the specification.
b. PIN and compliance identifier, if applicable (see 1.2).
c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
d. Requirements for certificate of compliance, if applicable.
e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
g. Requirements for product assurance options.
h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
i. Requirements for "JAN" marking.
j. Packaging requirements (see 5.1).
6.3 Superseding information. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M- 38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.
6.4 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.
6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.
6.7 Substitutability. The cross-reference information below is presented for the convenience of users.

Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

| Military device <br> type | Generic-industry <br> type |
| :---: | :---: |
| 01 | 54 F 160 A |
| 02 | 54 F 162 A |
| 03 | 54 F 190 |
| 04 | 54 F 192 |

6.8 Manufacturers' designation. Manufacturers' circuits which form a part of this specification are designated with an " $X$ " as shown in table IV herein.

TABLE IV. Manufacturers' designations.

| Device <br> type | A | B | C |
| :---: | :---: | :---: | :---: |
|  | National Semiconductor/ <br> Fairchild | Motorola Inc. | Signetics <br> Corp. |
| 01 | X |  |  |
| 02 | X |  |  |
| 03 |  |  |  |
| 04 | X |  |  |

6.9 Changes from previous issue. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

## MIL-M-38510/344A

| Custodians: | Preparing activity: |
| :--- | :---: |
| Army - CR | DLA - CC |
| Navy - EC | (Project 5962-2027) |
| Air Force - 11 |  |
| DLA - CC |  |

Review activities:
Army - MI, SM
Navy - AS, CG, MC, SH, TD
Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at www.dodssp.daps.mil.


[^0]:    Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, 3990 East Broad St., Columbus, OH 43216-5000, or emailed to bipolar@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at www.dodssp.daps.mil.

[^1]:    1/ Must withstand the added $P_{D}$ due to short-circuit test (e.g., los).
    $\underline{\underline{2} / / M a x i m u m ~ j u n c t i o n ~ t e m p e r a t u r e ~ s h o u l d ~ n o t ~ b e ~ e x c e e d e d ~ e x c e p t ~ i n ~ a c c o r d a n c e ~ w i t h ~ a l l o w a b l e ~ s h o r t ~}$ duration burn-in screening condition in accordance with MIL-PRF-38535.
    3/ The device should fanout in both high and low levels to the specified number of inputs of the same device type as that being tested.

