

TC74HC4051AP/AF • TC74HC4052AP/AF TC74HC4053AP/AF/AFN

TC74HC4051 8-Channel Analog Multiplexer/ Demultiplexer

TC74HC4052 Dual 4-Channel Analog Multiplexer/ Demultiplexer

TC74HC4053 Triple 2-Channel Analog Multiplexer/ Demultiplexer

The TC74HC4051A/4052A/4053A are high speed CMOS MULTIPLEXER/DEMULTIPLEXER fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC4051A has an 8 channel configuration, the TC74HC4052A has a 4 channel x 2 configuration and the TC74HC4053A has a 2 channel x 3 configuration.


The digital signal to the control terminal turns "ON" the corresponding switch of each channel a large amplitude signal ($V_{CC} - V_{EE}$) can then be switched by the small logical amplitude ($V_{CC} - GND$) control signal.

For example, in the case of $V_{CC} = 5V$, $GND = 0V$, $V_{EE} = -5V$, signals between $-5V$ and $+5V$ can be switched from the logical circuit with a single power supply of $5V$. As the ON-resistance of each switch is low, they can be connected to circuits with low input impedance.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features


- High Speed: $t_{pd} = 15ns$ (Typ.) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max.) at $T_a = 25^\circ C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Low ON Resistance: $R_{ON} = 50\Omega$ (Typ.) at $V_{CC} - V_{EE} = 9V$
- High Degree of Linearity: $THD = 0.02\%$ (Typ.) at $V_{CC} - V_{EE} = 9V$
- Pin and Function Compatible with 4051/4052/4053B




Truth Table

Control Inputs				"ON" Channel		
Inhibit	C*	B	A	HC4051A	HC4052A	HC4053A
L	L	L	L	0	0X, 0Y	0X, 0Y, 0Z
L	L	L	H	1	1X, 1Y	1X, 0Y, 0Z
L	L	H	L	2	2X, 2Y	0X, 1Y, 0Z
L	L	H	H	3	3X, 3Y	1X, 1Y, 0Z
L	H	L	L	4	--	0X, 0Y, 1Z
L	H	L	H	5	--	1X, 0Y, 1Z
L	H	H	L	6	--	0X, 1Y, 1Z
L	H	H	H	7	--	1X, 1Y, 1Z
H	X	X	X	None	None	None


X: Don't care, *: Except HC4052A



Pin Assignment



IEC Logic Symbol



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 - 7	V
Supply Voltage Range	V_{CC}, V_{EE}	-0.5 - 13	V
Control Input Voltage	V_{IN}	-0.5 - $V_{CC} + 0.5$	V
Switch I/O Voltage	$V_{I/O}$	$V_{EE} - 0.5 - V_{CC} + 0.5$	V
Control Input Diode Current	I_{CK}	±20	mA
I/O Diode Current	I_{OK}	±20	mA
Switch through Current	I_T	±25	mA
DC V_{CC} /GND Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*180(MFP)	mW
Storage Temperature	T_{stg}	-65 - 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} - 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 - 6	V
Supply Voltage	V_{EE}	-6 - 0	V
Supply Voltage	$V_{CC}-V_{EE}$	2 - 12	V
Control Input Voltage	V_{IN}	0 - V_{CC}	V
Switch I/O Voltage	$V_{I/O}$	$V_{EE} - V_{CC}$	V
Operating Temperature	T_{opr}	-40 - 85	°C
Input Rise and Fall Time	t_r, t_f	0 - 1000($V_{CC} = 2.0\text{V}$) 0 - 500($V_{CC} = 4.5\text{V}$) 0 - 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C				Ta = -40 ~ 85°C		Unit				
			V _{EE}	V _{CC}	Min	Typ.	Max.	Min.		Max.			
High-Level Input Voltage	V _{IHC}	-		2.0	1.5	-	-	1.5	-	V			
				4.5	3.15	-	-	3.15	-				
				6.0	4.2	-	-	4.2	-				
Low-Level Input Voltage	V _{ILC}	-		2.0	-	-	0.5	-	0.5	V			
				4.5	-	-	1.35	-	1.35				
				6.0	-	-	1.8	-	1.8				
ON Resistance	R _{ON}	V _{IN} = V _{ILC} or V _{IHC} V _{IO} = V _{CC} to V _{EE} V _{IO} ≤ 2mA	GND	4.5	-	85	180	-	225	Ω			
			- 4.5	4.5	-	55	120	-	150				
			- 6.0	6.0	-	50	100	-	125				
		GND	2.0	-	150	-	-	-	-				
			4.5	-	70	150	-	190	-				
			- 4.5	4.5	-	50	100	-	125				
- 6.0	6.0	-	45	80	-	100	-						
	Difference of ON Resistance Between Switches	ΔR _{ON}	V _{IN} = V _{ILC} or V _{IHC} V _{IO} = V _{CC} to V _{EE} V _{IO} ≤ 2mA	GND	4.5	-	10	30	-	35	nA		
				- 4.5	4.5	-	5	12	-	15			
- 6.0				6.0	-	5	10	-	12				
Input/Output Leakage Current (Switch OFF)	I _{OFF}	V _{OS} = V _{CC} or GND V _{IS} = GND or V _{CC} V _{IN} = V _{ILC} or V _{IHC}	GND	6.0	-	-	±60	-	±600	nA			
			- 6.0	6.0	-	-	±100	-	±1000				
			Switch Input Leakage Current (Switch ON)	I _{IZ}	V _{OS} = V _{CC} or GND V _{INH} = V _{ILC} or V _{IHC}	GND	6.0	-	-		±60	-	±600
- 6.0	6.0	-				-	±100	-	±1000				
Control Input Current	I _{IN}	V _{IN} = V _{CC} or GND				GND	6.0	-	-	±0.1	-	±1.0	μA
			Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	GND	6.0	-	-	4.0	-	40.0	
						- 6.0	6.0	-	-	8.0	-	80.0	

AC Electrical Characteristics (C_L = 50pF, Input t_r = t_f = 6ns, GND = 0V)

Parameter	Symbol	Test Condition		Ta = 25°C			Ta = -40 - 85°C		Unit		
				V _{EE}	V _{CC}	Min.	Typ.	Max.		Min.	Max.
Phase difference between Input and Output	φ/I/O	-	-	GND	2.0	-	25	60	-	75	ns
				GND	4.5	-	6	12	-	15	
				GND	6.0	-	5	10	-	13	
				-4.5	4.5	-	4	-	-	-	
Output Enable Time	t _{pZL} t _{pZH}	*1	4051	GND	2.0	-	64	225	-	280	
				GND	4.5	-	18	45	-	56	
				GND	6.0	-	15	38	-	48	
		*1	4052	GND	2.0	-	64	225	-	280	
				GND	4.5	-	18	45	-	56	
				GND	6.0	-	15	38	-	48	
		*1	4053	GND	2.0	-	50	225	-	280	
				GND	4.5	-	14	45	-	56	
				GND	6.0	-	12	38	-	48	
Output Disable Time	t _{pLZ} t _{pHZ}	*1	4051	GND	2.0	-	100	250	-	315	
				GND	4.5	-	33	50	-	63	
				GND	6.0	-	28	43	-	54	
		*1	4052	GND	2.0	-	100	250	-	315	
				GND	4.5	-	33	50	-	63	
				GND	6.0	-	28	43	-	54	
		*1	4053	GND	2.0	-	95	225	-	280	
				GND	4.5	-	30	45	-	56	
				GND	6.0	-	26	38	-	48	
Control Input Capacitance	C _{IN}	All Types		-	-	-	5	10	-	10	pF
		COMMON Terminal Capacitance	C _{IS}	4051	-	-	36	70	-	70	
				4052	-5.0	5.0	19	40	-	40	
4053	-			-	11	20	-	20			
Switch Terminal Capacitance	C _{YO}	4051	-	-	7	15	-	15			
		4052	-5.0	5.0	7	15	-	15			
		4053	-	-	7	15	-	15			
Feedthrough Capacitance	C _{IOS}	4051	-	-	0.95	2	-	2			
		4052	-5.0	5.0	0.85	2	-	2			
		4053	-	-	0.75	2	-	2			
Power Dissipation Capacitance	C _{PD}	*2	4051	GND	5.0	-	70	-	-		
		4052	-	-	71	-	-				
		4053	-	-	67	-	-				

Note (1) R_L = kΩ

(2) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$



Analog Switch Characteristics (GND = 0V, Ta = 25°C)

Parameter	Symbol	Test Condition	V _{EE}	V _{CC}	Typ.	Unit	
Sine Wave Distortion (T.H.D)		R _L = 10kΩ C _L = 50pF f _{IN} = 1kHz	V _{IN} = 4.0V _{P-P} V _{IN} = 8.0V _{P-P} V _{CC} = 11.0V _{P-P}	-2.25 -4.5 -6.0	2.25 4.5 6.0	0.025 0.020 0.018	%
Frequency Response (Switch ON)	f _{MAX}	Adjust f _{IN} Voltage to obtain 0dBm at V _{OS} . Increase f _{IN} Frequency until dB Meter reads -3dB R _L = 50Ω, C _L = 10pF f _{IN} = 1MHz, Sine Wave	*1 ALL	-2.25	2.25	120	MHz
			*2 4051 4052 4053			45 70 95	
			*1 ALL	-4.5	4.5	190	
			*2 4051 4052 4053			70 110 150	
			*1 ALL	-6.0	6.0	200	
			*2 4051 4052 4053			85 140 190	
Feedthrough Attenuation (Switch OFF)		V _{in} is centered at (V _{CC} - V _{EE}) Adjust input for 0dBm R _L = 600Ω, C _L = 50pF f _{IN} = 1MHz, Sine Wave	-2.25 -4.5 -6.0	2.25 4.5 6.0	-50 -50 -50	dB	
Crosstalk (Control Input to Signal Output)		R _L = 600Ω, C _L = 50pF f _{IN} = 1MHz, Square Wave (t _r = t _f = 6ns)	-2.25 -4.5 -6.0	2.25 4.5 6.0	60 140 200	mV	
Crosstalk (Between any switches)		Adjust V _{IN} to obtain 0dBm at Input R _L = 600Ω, C _L = 50pF f _{IN} = 1MHz, Sine Wave	-2.25 -4.5 -6.0	2.25 4.5 6.0	-50 -50 -50	dB	

- * 1: Input COMMON Terminal, and measured at SWITCH Terminal.
- * 2: Input SWITCH Terminal, and measured at COMMON Terminal.


Note: These characteristics are determined by design of devices.

1. t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}




2. CROSS TALK (CONTROL INPUT-SWITCH OUTPUT)


$f_{in}=1\text{MHz}$ duty=50% $t_r=t_f=6\text{ns}$




5. CROSSTALK (BETWEEN ANY TWO SWITCHES)




3. FEEDTHROUGH ATTENUATION



4. C_{ios} , C_{is} , C_{os}



6. FREQUENCY RESPONSE (SWITCH ON)



Switching Characteristics Test Circuits

Notes