


TC74LCX646FS

LOW VOLTAGE OCTAL BUS TRANSCEIVER / REGISTER WITH 5V TOLERANT INPUTS AND OUTPUTS

The TC74LCX646 is a high performance CMOS OCTAL BUS TRANSCEIVER / REGISTER. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation. The device is designed for low-voltage (3.3V) V_{CC} applications, but it could be used to interface to 5V supply environment for both inputs and outputs. This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. All inputs are equipped with protection circuits against static discharge.




Weight : 0.14g (Typ.)

FEATURES


- Low voltage operation : $V_{CC} = 2.0 \sim 3.6V$
- High speed operation : $t_{pd} = 7.0\text{ns}$ (Max.) ($V_{CC} = 3.0 \sim 3.6V$)
- Output current : $|I_{OH}| / |I_{OL}| = 24\text{mA}$ (Min.) ($V_{CC} = 3.0V$)
- Latch-up performance : $\pm 500\text{mA}$
- Available in SSOP.
- Bidirectional interface between 5V and 3.3V signals.
- Power down protection is provided on all inputs.
- Pin and function compatible with the 74 series (74AC/HC/F/ALS/LS etc.) 646 type.

(Note) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.

All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

PIN ASSIGNMENT

(TOP VIEW)

IEC LOGIC SYMBOL

TRUTH TABLE

CONTROL INPUTS						BUS		FUNCTION
OE	DIR	CAB	CBA	SAB	SBA	A	B	
H	X	X*	X*	X	X	INPUT Z	INPUT Z	The output functions of A and B Busses are disabled.
		[]	[]	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
L	H	X*	X*	L	X	INPUT L	OUTPUT L	The data on the A bus are displayed on the B bus.
		[]	X*	L	X	L H	L H	The data on the A bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
L	L	X*	X*	H	X	X	Qn	The data in the A storage flop-flops are displayed on the B Bus.
		[]	X*	H	X	L H	L H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	X	L	OUTPUT L	INPUT L	The data on the B Bus are displayed on the A bus.
		X*	[]	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
L	L	X*	X*	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	[]	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.


X : Don't care

Z : High Impedance


Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

- * The clocks are not internally with either \overline{OE} or DIR. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

SYSTEM DIAGRAM



TIMING CHART



MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V_{CC}	- 0.5~7.0	V
DC Input Voltage (DIR, \overline{OE} , CAB, CBA, SAB, SBA)	V_{IN}	- 0.5~7.0	V
DC Bus I/O Voltage	$V_{I/O}$	- 0.5~7.0 (Note 1)	V
		- 0.5~ V_{CC} + 0.5 (Note 2)	
Input Diode Current	I_{IK}	- 50	mA
Output Diode Current	I_{OK}	\pm 50 (Note 3)	mA
DC Output Current	I_{OUT}	\pm 50	mA
Power Dissipation	P_D	180	mW
DC V_{CC} / Ground Current	I_{CC}/I_{GND}	\pm 100	mA
Storage Temperature	T_{stg}	- 65~150	°C

(Note 1) Off-State

(Note 2) High or Low State. I_{OUT} absolute maximum rating must be observed.(Note 3) $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	2.0~3.6	V
		1.5~3.6 (Note 4)	
Input Voltage (DIR, \overline{OE} , CAB, CBA, SAB, SBA)	V_{IN}	0~5.5	V
Bus I/O Voltage	$V_{I/O}$	0~5.5 (Note 5)	V
		0~ V_{CC} (Note 6)	
Output Current	I_{OH}/I_{OL}	\pm 24 (Note 7)	mA
		\pm 12 (Note 8)	
Operating Temperature	T_{opr}	- 40~85	°C
Input Rise And Fall Time	dt/dv	0~10 (Note 9)	ns/V

(Note 4) Data Retention Only.

(Note 5) Off-State

(Note 6) High or Low State.

(Note 7) $V_{CC} = 3.0 \sim 3.6V$ (Note 8) $V_{CC} = 2.7 \sim 3.0V$ (Note 9) $V_{IN} = 0.8 \sim 2.0V$, $V_{CC} = 3.0V$

ELECTRICAL CHARACTERISTICS

DC characteristics ($T_a = -40\text{~}85^\circ\text{C}$)

PARAMETER		SYMBOL	TEST CONDITION		V_{CC} (V)	MIN.	MAX.	UNIT	
Input Voltage	"H" Level	V_{IH}			2.7~3.6	2.0	—	V	
	"L" Level	V_{IL}			2.7~3.6	—	0.8		
Output Voltage	"H" Level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -100\mu\text{A}$	2.7~3.6	$V_{CC} - 0.2$	—	V	
				$I_{OH} = -12\text{mA}$	2.7	2.2	—		
				$I_{OH} = -18\text{mA}$	3.0	2.4	—		
				$I_{OH} = -24\text{mA}$	3.0	2.2	—		
	"L" Level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 100\mu\text{A}$	2.7~3.6	—	0.2		
				$I_{OL} = 12\text{mA}$	2.7	—	0.4		
				$I_{OL} = 16\text{mA}$	3.0	—	0.4		
				$I_{OL} = 24\text{mA}$	3.0	—	0.55		
Input Leakage Current	I_{IN}	$V_{IN} = 0\text{~}5.5\text{V}$		2.7~3.6	—	± 5.0	μA		
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL}		2.7~3.6	—	± 5.0	μA		
Power Off Leakage Current	I_{OFF}	$V_{IN} / V_{OUT} = 5.5\text{V}$		0	—	10.0	μA		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND		2.7~3.6	—	10.0	μA		
		$V_{IN} / V_{OUT} = 3.6\text{~}5.5\text{V}$		2.7~3.6	—	± 10.0			
Increase In I_{CC} Per Input	ΔI_{CC}	$V_{IH} = V_{CC} - 0.6\text{V}$		2.7~3.6	—	500			

AC characteristic ($T_a = -40\sim85^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	MIN.	MAX.	UNIT
Maximum Clock Frequency	f_{MAX}	(Fig.1, 2)	2.7	—	—	MHz
			3.3 ± 0.3	150	—	
Propagation Delay Time (An, Bn-Bn, An)	t_{pLH} t_{pHL}	(Fig.1, 2)	2.7	—	8.0	ns
			3.3 ± 0.3	1.5	7.0	
Propagation Delay Time (CAB, CBA-Bn, An)	t_{pLH} t_{pHL}	(Fig.1, 5)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Propagation Delay Time (SAB, SBA-Bn, An)	t_{pLH} t_{pHL}	(Fig.1, 2)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Output Enable Time (\bar{OE} , DIR-An, Bn)	t_{pZL} t_{pZH}	(Fig.1, 3, 4)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Output Disable Time (\bar{OE} , DIR-An, Bn)	t_{pLZ} t_{pHZ}	(Fig.1, 3, 4)	2.7	—	9.5	ns
			3.3 ± 0.3	1.5	8.5	
Minimum Pulse Width	t_w (H) t_w (L)	(Fig.1, 5)	2.7	4.0	—	ns
			3.3 ± 0.3	3.3	—	
Minimum Set-up Time	t_s	(Fig.1, 5)	2.7	2.5	—	ns
			3.3 ± 0.3	2.5	—	
Minimum Hold Time	t_h	(Fig.1, 5)	2.7	1.5	—	ns
			3.3 ± 0.3	1.5	—	
Output To Output Skew	t_{osLH} t_{osHL}	(Note 10)	2.7	—	—	ns
			3.3 ± 0.3	—	1.0	

(Note 10) Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

DYNAMIC SWITCHING CHARACTERISTICS ($T_a = 25^\circ C$, Input $t_r = t_f = 2.5\text{ ns}$, $C_L = 50\text{ pF}$, $R_L = 500\Omega$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	TYP.	UNIT
Quiet Output Maximum Dynamic V_{OL}	V_{OLP}	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V
Quiet Output Minimum Dynamic V_{OL}	$ V_{OLV} $	$V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V

CAPACITIVE CHARACTERISTICS ($T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	TYP.	UNIT	
Input Capacitance	C_{IN}	DIR, OE, CAB, CBA, SAB, SBA	3.3 ± 0.3	7	pF	
Bus Input Capacitance	$C_{I/O}$	An, Bn	3.3 ± 0.3	8	pF	
Power Dissipation Capacitance	C_{PD}	$f_{IN} = 10\text{MHz}$	(Note 11)	3.3 ± 0.3	25	pF


(Note 11) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per bit)}$$

TEST CIRCUIT

Fig.1



PARAMETER	SWITCH
t_{PLH}, t_{PHL}	Open
t_{PLZ}, t_{PZL}	6.0V
t_{PHZ}, t_{PZH}	GND
t_w, t_s, t_h, t_{MAX}	Open

AC WAVEFORM

Fig.2 t_{PLH} , t_{PHL}




Fig.3 t_{PLZ} , t_{PHZ} , t_{PZL} , t_{PZH}




Fig.4 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}




Fig.5 t_{pLH} , t_{pHL} , t_w , t_s , t_h

