## 128K x 8 Static RAM

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Low active power
- 1017 mW (max., 12 ns )
- Low CMOS standby power
- 55 mW (max.), 4 mW (Low power version)
- 2.0V Data Retention (Low power version)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{C E}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{OE}}$ options

Functional Description
The CY7C109 / CY7C1009 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable $\left(\overline{\mathrm{CE}}_{1}\right)$, an
active HIGH chip enable $\left(\mathrm{CE}_{2}\right)$, an active LOW output enable ( $\overline{\mathrm{OE}}$ ), and three-state drivers. Writing to the device is accomplished by taking chip enable one ( $\overline{\mathrm{CE}}_{1}$ ) and write enable ( $\left.\overline{\mathrm{WE}}\right)$ inputs LOW and chip enable two $\left(\mathrm{CE}_{2}\right)$ input HIGH. Data on the eight I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).
Reading from the device is accomplished by taking chip enable one ( $\mathrm{CE}_{1}$ ) and output enable (OE) LOW while forcing write enable (WE) and chip enable two ( $\mathrm{CE}_{2}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I / O_{0}$ through $I / O_{7}$ ) are placed in a high-impedance state when the device is deselected $\left(\overline{\mathrm{CE}}_{1}\right.$ HIGH or $\mathrm{CE}_{2}$ LOW), the outputs are disabled ( $\overline{\mathrm{OE}} \mathrm{HIGH}$ ), or during a write operation ( $\overline{\mathrm{CE}}_{1} \mathrm{LOW}, \mathrm{CE}_{2} \mathrm{HIGH}$, and $\left.\overline{\mathrm{WE}} \mathrm{LOW}\right)$.
The CY7C109 is available in standard 400-mil-wide SOJ and 32-pin TSOP type I packages. The CY7C1009 is available in a 300-mil-wide SOJ package. The CY7C1009 and CY7C109 are functionally equivalent in all other respects.

Logic Block Diagram
OEM die base used. Tested to FT data sheet. FT datasheet contact: datasheet@forcetechnologies.co.uk Force Technologies Ltd | www.forcetechnologies.co.uk | +44(0)1264 731200

Selection Guide

|  | 7C109-10 <br> 7C1009-10 | 7C109-12 <br> 7C1009-12 | 7C109-15 <br> 7C1009-15 | 7C109-20 <br> 7C1009-20 | 7C109-25 <br> 7C1009-25 | 7C109-35 <br> 7C1009-35 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 10 | 12 | 15 | 20 | 25 | 35 |
| Maximum Operating Current (mA) | 195 | 185 | 155 | 140 | 135 | 125 |
| Maximum CMOS Standby Current (mA) | 10 | 10 | 10 | 10 | 10 | 10 |
| Maximum CMOS Standby Current (mA) <br> Low Power Version | 2 | 2 | 2 | - | - | - |

Shaded areas contain preliminary information.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[1]} \ldots . .0 .5 \mathrm{~V}$ to +7.0 V DC Voltage Applied to Outputs
in High Z State ${ }^{[1]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[1]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into Outputs (LOW) $\qquad$ 20 mA

Static Discharge Voltage $\qquad$ >2001V (per MIL-STD-883, Method 3015)
Latch-Up Current. >200 mA

Operating Range

| Range | Ambient <br> Temperature |  |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | V $_{\text {CC }}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameter | Description | Test Conditions |  | $\begin{array}{r} \text { 7C109-10 } \\ \text { 7C1009-10 } \end{array}$ |  | $\begin{gathered} \text { 7C109-12 } \\ 7 \mathrm{C} 1009-12 \end{gathered}$ |  | $\begin{gathered} \text { 7C109-15 } \\ \text { 7C1009-15 } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{l}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $G N D \leq V_{1} \leq V_{C C}$, Output Disabled |  | -5 | +5 | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  |  | $-300$ |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  |  | 195 |  | 185 |  | 155 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-Down Current <br> -TTL Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  | 45 |  | 45 |  | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. }^{\mathrm{V}_{\mathrm{CC}}} \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } C E_{2} \leq 0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  |  | 10 |  | 10 |  | 10 | mA |
|  |  |  | L |  | 2 |  | 2 |  | 2 |  |

Shaded areas contain preliminary information.

Electrical Characteristics Over the Operating Range (continued)

| Parameter | Description | Test Conditions | $\begin{aligned} & \hline \text { 7C109-20 } \\ & \text { 7C1009-20 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C109-25 } \\ & \text { 7C1009-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C109-35 } \\ & \text { 7C1009-35 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{LL}}=8.0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.3 \end{aligned}$ | 2.2 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ +0.3 \end{gathered}$ | 2.2 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ +0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}},$ Outpū̄ Disābled | -5 | +5 | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[3]}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.}, \\ & \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \end{aligned}$ |  | -300 |  | -300 |  | $-300$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{C C}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ., \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  | 140 |  | 135 |  | 125 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current -TTL Inputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { or } C E_{2} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, f=\mathrm{f}_{\mathrm{MAX}} \\ & \hline \end{aligned}$ |  | 30 |  | 30 |  | 25 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } C E_{2} \leq 0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  | 10 |  | 10 |  | 10 | mA |

Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 9 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $T_{A}$ is the "instant on" case temperature.
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT


## Switching Characteristics ${ }^{[3,5]}$ Over the Operating Range



| $t_{\text {WC }}$ | Write Cycle Time | 10 |  | 12 |  | 15 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End, CE $_{2}$ HIGH to Write End | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | WE Pulse Width | 8 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low } \mathrm{Z}^{[7]}}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High } \mathrm{Z}^{[6,7]}}$ |  | 5 |  | 6 |  | 7 | ns |

Shaded areas contain preliminary information.

## Notes:

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {HZOE }}, t_{\text {HZCE }}$, and $t_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
7. At any given temperature and voltage condition, $t_{H Z C E}$ is less than $t_{Z Z C E}, t_{H Z O E}$ is less than $t_{L Z O E}$, and $t_{H Z W E}$ is less than $t_{L Z W E}$ for any given device.
8. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1} \mathrm{LOW}, \mathrm{CE}_{2} \mathrm{HIGH}$, and WE LOW. CE ${ }_{1}$ and $\overline{W E}$ must be LOW and CE 2 HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle no. $3(\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW})$ is the sum of $t_{H z W E}$ and $T_{S D}$.

Switching Characteristics ${ }^{[3,5]}$ Over the Operating Range

| Parameter | Description | $\begin{aligned} & \text { 7C109-20 } \\ & \text { 7C1009-20 } \end{aligned}$ |  | $\begin{gathered} \text { 7C109-25 } \\ \text { 7C1009-25 } \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline 7 C 109-35 \\ & \text { 7C1009-35 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Min. |  |


| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid, $\mathrm{CE}_{2}$ HIGH to Data Valid |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 8 |  | 10 |  | 15 | ns |
| tlzoe | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | 0 |  | ns |
| thzoe |  |  | 8 |  | 10 |  | 15 | ns |
| tlzce | $\overline{\mathrm{CE}}_{1}$ LOW to Low Z, $\mathrm{CE}_{2}$ HIGH to Low $\mathrm{Z}^{[7]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High Z, CE ${ }_{2}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up, $\mathrm{CE}_{2} \mathrm{HIGH}$ to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| tpd | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down, $\mathrm{CE}_{2}$ LOW to Power-Down |  | 20 |  | 25 |  | 35 | ns |

WRITE CYCLE ${ }^{[8]}$

| $t_{\text {WC }}$ | Write Cycle Time | 20 |  | 25 |  | 35 |  | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Write End, CE ${ }_{2}$ HIGH to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {HA }}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {LZWE }}$ | $\overline{\text { WE HIGH to Low Z }}{ }^{[7]}$ | 3 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE LOW to High Z }}{ }^{[6,7]}$ |  | 8 |  | 10 |  | 15 | ns |

Data Retention Characteristics Over the Operating Range (L Version Only)

| Parameter | Description | Conditions | Min. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention | $\begin{aligned} & \text { No input may exceed } V_{C C}+0.5 \mathrm{~V} \\ & V_{C C}=V_{D R}=2.0 \mathrm{~V}, \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{CE}_{2} \leq 0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {CDR }}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

Shaded areas contain preliminary information.

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) $)^{[11,12]}$


## Notes:

10. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$.
11. WE is HIGH for read cycle.
12. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH .

## Switching Waveforms (continued)

Write Cycle No. $1\left(\overline{\mathrm{CE}}_{1}\right.$ or $\mathrm{CE}_{2}$ Controlled) ${ }^{[13,14]}$


Write Cycle No. 2 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write ${ }^{[13,14]}$


## Notes:

13. Data $\mathrm{I} / \mathrm{O}$ is high impedance if $\mathrm{OE}=\mathrm{V}_{\text {IH }}$.
14. If $\overline{\mathrm{CE}}_{1}$ goes HIGH or $\mathrm{CE}_{2}$ goes LOW simultaneously with $\overline{\mathrm{WE}}$ going HIGH , the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[14]}$


Note:
15. During this period the $\mathrm{I} / \mathrm{Os}$ are in the output state and input signals should not be applied.

Truth Table

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathrm{CE}_{\mathbf{2}}$ | $\mathbf{O E}$ | $\mathbf{W E}$ | $\mathbf{I} / \mathbf{O}_{\mathbf{0}}-\mathbf{I} / \mathbf{O}_{\mathbf{7}}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | X | High Z | Power-Down | Standby ( $\left.\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | L | X | X | High Z | Power-Down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | H | L | H | Data Out | Read | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | X | L | Data In | Write | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | H | High Z | Selected, Outputs Disabled | Active ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

## Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 10 | CY7C109-10VC | V33 | 32-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1009-10VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C1009L-10VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
| 12 | CY7C109-12VC | V33 | 32-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1009-12VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C1009L-12VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C109-12ZC | Z32 | 32-Lead TSOP Type I |  |
| 15 | CY7C109-15VC | V33 | 32-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1009-15VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C1009L-15VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C109-15ZC | Z32 | 32-Lead TSOP Type I |  |
| 20 | CY7C109-20VC | V33 | 32-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1009-20VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C109-20VI | V33 | 32-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C109-20ZC | Z32 | 32-Lead TSOP Type I | Commercial |
|  | CY7C109-20ZI | Z32 | 32-Lead TSOP Type I | Industrial |
| 25 | CY7C109-25VC | V33 | 32-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1009-25VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C109-25VI | V33 | 32-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C109-25ZC | Z32 | 32-Lead TSOP Type I | Commercial |
|  | CY7C109-25ZI | Z32 | 32-Lead TSOP Type I | Industrial |
| 35 | CY7C109-35VC | V33 | 32-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1009-35VC | V32 | 32-Lead (300-Mil) Molded SOJ |  |
|  | CY7C109-35VI | V33 | 32-Lead (400-Mil) Molded SOJ | Industrial |

Shaded areas contain preliminary information.

## Package Diagrams

32-Lead (300-Mil) Molded SOJ V32


32-Lead (400-Mil) Molded SOJ V33


Package Diagrams (continued)

## 32-Lead Thin Small Outline Package Z32



51-85056-B

| Document Title: CY7C10, CY7C1009 128K $\times 8$ Static RAM <br> Document Number: 38-05032 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| $* *$ | 106826 | $09 / 15 / 01$ | SZV | Change from Spec number: $38-00140$ to $38-05032$ |

