T-45-23-13

# 54/74177

# PRESETTABLE BINARY COUNTER

14 Vcc PL 1 13 MR 12 Q<sub>3</sub> 11 P3

**CONNECTION DIAGRAM** PINOUT A


Q<sub>0</sub> 5 10 Pı 9 Q1 CP<sub>1</sub> 6 8 CP<sub>0</sub> GND 7

DESCRIPTION - The 1777 is a presettable modulo-16 ripple counter partitioned into divide-by-two and divide-by-eight sections, with a separate clock input for each section. In the counting mode, state changes are initiated by the falling edge of the clock. A LOW signal on the Master Reset (MR) input overrides all other inputs and forces the outputs LOW. A LOW signal on the Parallel Load (PD) input overrides the clocks and causes the Q outputs to assume the state of their respective Parallel Data (Pn) inputs. For detail specifications, please refer to the '176 data sheet.

#### **ORDERING CODE:** See Section 9

ONDERING CODE: See Section 9						
PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE		
		. ,	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$			
Plastic DIP (P)	Α	74177PC		9A		
Ceramic DIP (D)	Α	74177DC	54177DM	6A		
Flatpak (F)	Α	74177FC	54177FM	31		

### **LOGIC SYMBOL**



Vcc = Pin 14 GND = Pin 7

#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW 2.0/3.0	
CP <sub>0</sub> CP <sub>1</sub> MR	÷2 Section Clock Input (Active Falling Edge)		
CP <sub>1</sub>	÷8 Section Clock Input (Active Falling Edge)	2.0/2.0	
MR	Asynchronous Master Reset Input (Active LOW)	2.0/2.0	
	Parallel Data Inputs	1.0/1.0	
P <sub>0</sub> — P <sub>3</sub> PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	
Q <sub>0</sub> Q <sub>3</sub>	Flip-flop Outputs*	20/10	

\*Qo is guaranteed to drive  $\overline{CP}_1$  in addition to the full rated load.

FUNCTIONAL DESCRIPTION—The '177 is an asynchronously presettable binary ripple counter partitioned into divide-by-two and divide-by-eight sections. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Qn outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The  $\overline{CP}_0$  input serves the Q0 flip-flop while the  $\overline{CP}_1$  input serves the divide-by-eight section. The  $Q_0$  output is designed and specified to drive the rated fan-out plus the  $\overline{\text{CP}}_1$  input. With the input frequency connected to  $\overline{CP}_0$  and with  $Q_0$  driving  $\overline{CP}_1$ , the '177 forms a straightforward modulo-16 counter, with Qo the least significant output and Q3 the most significant output.

The '177 has an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data ( $P_0 - P_3$ ) inputs into the flip-flops. While  $\overline{PL}$  is LOW, the counters act as transparent latches and any change in the Pn inputs will be reflected in the outputs.

#### MODE SELECT TABLE


	INPL	ITS	RESPONSE
MR	PL	СP	
L H H	X L H	× × L	Q <sub>n</sub> forced LOW P <sub>n</sub> → Q <sub>n</sub> Count Up

H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial

11.65

## STATE DIAGRAM



#### **LOGIC DIAGRAM**



1293

A- 14

54177-2x 4-261