

STK11C68AM CMOS/SNOS nvSRAM Military High Performance 8K x 8 Non-Volatile Static RAM

PRELIMINARY

FEATURES

- Non-Volatile Data Integrity
- 45, 55 and 70ns Address Access Times
- 45, 55 and 70ns Chip Enable Access Times
- Unlimited Read and Write to SRAM
- Unlimited Recall cycles from EEPROM
- 10⁵ Store cycles to EEPROM
- Software initiated Store to EEPROM
- Software initiated Recall from EEPROM
- Automatic Recall on Power Up
- Automatic Store Timing
- Single 5V ±10% Operation
- Military Temperature Range –55°C to 125°C
- 10 year data retention in EEPROM
- JEDEC SRAM pinout in a 600 mil 28 pin DIP
- JEDEC SRAM pinout in a 32 pin LCC
- Available in an industry standard 300 mil DIP

DESCRIPTION


The Simtek STK11C68AM is a fast static RAM (35, 45 and 55ns), with a non-volatile electrically-erasable PROM (EEPROM) cell incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent non-volatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (STORE) or from the EEPROM to the SRAM (RECALL) are initiated through software sequences. A RECALL also takes place upon power-up. It combines the high performance and ease of use of a fast SRAM with the data integrity of non-volatility.

The STK11C68AM features the JEDEC standard pinout for 8K x 8 SRAMs in a 28-pin 600 mil dual in line package, a 32 pin LCC or a 28-pin 300 mil DIP. will be screened to MIL-STD method 5004 and 5005. Simtek is currently establishing a military standard compliant program.

LOGIC BLOCK DIAGRAM

EEPROM ARRAY 256 x 256 A3 A4 A5 STORE A7 A8 A7 A9 A12 COLUMN I/O COLUMN DECODER DO2 DO3 DO4 DO4 DO5 DO4 DO5 DO6 DO7

PIN CONFIGURATIONS



PIN NAMES

A ₀ - A ₁₂	Address Inputs
W	Write Enable
DQ ₀ – DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
v _{cc}	Power (+5V)
ν _{ss}	Ground



ABSOLUTE MAXIMUM RATINGS^a

Voltage on typical input relative to V _{SS}	0.6V to 7.0V
Voltage on DQ, , and W	0.5V to (V _{CC} +0.5V)
Temperature under bias	55°C to 125°C
Storage temperature	65°C to 150°C
Power dissipation	
DC output current	15mA
(One output at a time, one second duration)	

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
v _{cc}	Supply Voltage	4.5	5.0	5.5	٧	
V _{IH}	Input Logic "1" Voltage	2.0		V _{CC} +.5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5		0.8	V	All Inputs
T _A	Ambient Operating Temperature	-55		125	°C	

DC ELECTRICAL CHARACTERISTICSb,c

 $(-55^{\circ}C \le T_{A} \le 125^{\circ}C) (V_{CC} = 5.0V \pm 10\%)$

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
^l cc	Average V _{CC} Power Supply Current		90 85 80	mA mA mA	t _{AVAV} =45ns t _{AVAV} =55ns t _{AVAV} =70ns
I _{SB₁}	V _{CC} Power Supply Current (Standby, Cycling TTL Input Levels)		19 19 19	mA mA mA	t _{AVAV} =45ns t _{AVAV} =55ns t _{AVAV} =70ns E≥V _{IH} all other inputs cycling
I _{SB2}	V _{CC} Power Supply Current (Standby, Stable CMOS Input Levels)		2	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All other inputs at $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current (Any Input)		±1	μА	V _{CC} =max V _{IN} =V _{SS} to V _{CC}
lork	Off State Output Leakage Current		±5	μА	V _{CC} =max V _{IN} =V _{SS} to V _{CC}
V _{OH}	Output Logic "1" Voltage	2.4		V	I _{OUT} =-4mA
V _{OL}	Output Logic "0" Voltage		0.4	V	I _{OUT} =8mA

Note b: I_{CC} is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Bringing Ē≥V_{IH} will not produce standby currents levels until any non-volatile cycle in progress has timed out. See MODE SELECTION table.

AC TEST CONDITIONS

Input Pulse Levels	/ _{SS} to 3V
Input Rise and Fall Times	≤ 5ns
Input and Output Timing Reference Levels	1.5V
Output LoadSee	Figure 1

CAPACITANCE (T_A=25°C, f=1.0MHz)d

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	5	pF	ΔV=0 to 3V
C _{OUT}	Output Capacitance	7	pF	ΔV=0 to 3V

255 Ohms S 30pF INCLUDING SCOPE AND FIXTURE

Output >

5.0V

480 Ohms

Figure 1: AC Output Loading

Note d: This parameter is characterized and not 100% tested.

Simtek Corporation

1465 Kelly Johnson Blvd.

Colorado Springs, Colorado 80920 USA (719) 531-9444 FAX (719) 531-9481

June 1989



SRAM MEMORY OPERATION

READ CYCLES 1 & 2e

 $(-55^{\circ}C \le T_{A} \le 125^{\circ}C) (V_{CC} = 5.0V \pm 10\%)$

	SYM	BOL		STK11C	68AM-45	STK11C	68AM-55	STK11C	68AM-70	LIMITO	
NO.	Standard Alte	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
1	t _{ELQV}	^t acs	Chip Enable Access Time		45		55		70	ns	
2	t _{AVAV}	t _{RC}	Read Cycle Time	45		55		70		ns	f
3	t _{AVQV}	t _{AA}	Address Access Time		45		55		70	ns	g
4	t _{GLQV}	to∈	Output Enable to Data Valid		20		25		30	ns	
5	† _{AXQX}	t _{OH}	Output Hold After Address Change	5		5		5		ns	
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		ns	
7	t _{EHQZ}	^t onz	Chip Disable to Output Inactive		20		25		30	ns	h
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		ns	
9	t _{GHQZ}	t _{HZ}	Output Disable to Output Inactive		20		25		30	ns	h
10	tELICCH	t _{PA}	Chip Enable to Power Active	0		0		0		ns	i
11	t _{EHICCL}	t _{PS}	Chip Enable to Power Standby		25		25		25	ns	b,i

Bringing $\overline{E} \ge V_{IH}$ will not produce standby currents until any non-volatile cycle in progress has timed out. See MODE SELECTION table. \overline{E} , \overline{G} and \overline{W} must make the transition between V_{IH} (min) to V_{IL} (max), or V_{IL} (max) to V_{IH} (min) in a monotonic fashion. For READ CYCLE 1 and 2, \overline{W} is high for entire cycle. Note b:


Note e:

Note f: Device is continuously selected with $\overline{\mathsf{E}}$ low, and $\overline{\mathsf{G}}$ low. Note g:


Measured ±200mV from steady state output voltage. Load capacitance is 5pF. Note h:

Parameter guaranteed but not tested.

READ CYCLE 1^{f,g}



READ CYCLE 2^f






WRITE CYCLE 1: W CONTROLLED^{e,j}

(-55°C≤T_A≤125°C) (V_{CC}=5.0V ±10%)

No.	SYMBOL		PARAMETER	STK11C	68AM-45	STK11C6	8AM-55	STK11C68AM-70			
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
12	t _{AVAV}	twc	Write Cycle Time	45	-	55		70	-	ns	
13	twLWH	t _{WP}	Write Pulse Width	40		50		65		ns	
14	t _{ELWH}	tcw	Chip Enable to End of Write	40		50		65		ns	
15	t _{DVWH}	t _{DW}	Data Set-up to End of Write	15		20		25		ns	
16	twhox	t _{DH}	Data Hold After End of Write	0		0		0		ns	
17	t _{AVWH}	t _{AW}	Address Set-up to End of Write	40		50		65		ns	
18	^t AVWL	t _{AS}	Address Set-up to Start of Write	0		0		0		ns	
19	^t whax	t _{WR}	Address Hold After End of Write	0		0		0		ns	
20	^t wlqz	twz	Write Enable to Ouput Disable		25		30		40	ns	h
21	twHQX	tow	Output Active After End of Write	5		5		5		ns	k

WRITE CYCLE 1: W CONTROLLED e,j



WRITE CYCLE 2: E CONTROLLED^{e,j}

 $(-55^{\circ}C \le T_{A} \le 125^{\circ}C) \ (V_{CC} = 5.0V \pm 10\%)$

	SYMBOL		DADAMETED	STK11C	68AM-45	STK11C	68AM-55	STK11C68AM-70			
NO.	Standard Alternat	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
22	tavav	twc	Write Cycle Time	45		55		70	***********	ns	
23	twLEH	twp	Write Pulse Width	40		50		65		ns	
24	t _{ELEH}	tcw	Chip Enable to End of Write	40		50		65		ns	
25	t _{DVEH}	t _{DW}	Data Set-up to End of Write	20		25		35		ns	
26	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		ns	
27	t _{AVEH}	t _{AW}	Address Set-up to End of Write	40		50		65		ns	
28	t _{EHAX}	t _{AS}	Address Hold After End of Write	0		0		0		ns	
29	t _{AVEL}	twR	Address Set-up To Start of Write	0		0		0		ns	
30	t _{WLQZ}	t _{wz}	Write Enable to Ouput Disable		25		30		40	ns	h

Note e: \overline{E} , \overline{G} and \overline{W} must make the transition between V_{IH} (max) to V_{IL} (max), or V_{IL} (max) to V_{IH} (min) in a monotonic fashion.

Note h: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note j: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

Note k: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high impedance state.

Simtek Corporation


1465 Kelly Johnson Blvd.

Colorado Springs, Colorado 80920 USA

(719) 531-9444 FAX (719) 531-9481



WRITE CYCLE 2: E CONTROLLEDh,j



NON-VOLATILE MEMORY OPERATION

MODE SELECTION


Ē	W	A ₁₂ -A ₀ (hex)	MODE	I/O	POWER	NOTES
Н	Х	X	Not Selected	Output High Z	Standby	
L	Н	Х	Read RAM	Output Data	Active	n
L	L	X	Write RAM	Input Data	Active	
1	Н	0000	Read RAM	Output Data	Active	m, n
L	"	1555	Read RAM	Output Data		m, n
		0AAA	Read RAM	Output Data		m, n
		1FFF	Read RAM	Output Data		m, n
		10F0	Read RAM	Output Data		m, n
		0F0F	Non-volatile Store	Output High Z		m
	н	0000	Read RAM	Output Data	Active	m, n
L	"	1555	Read RAM	Output Data		m, n
		0AAA	Read RAM	Output Data		m, n
	[[1FFF	Read RAM	Output Data		m, n
	1	10F0	Read RAM	Output Data		m, n
		0F0€	Non-volatile Recall	Output High Z		m

Note m: The six consecutive addresses must be in order listed – (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE CYCLE and RECALL CYCLE tables and diagrams for further details.

Note n: I/O state assumes that G

V_{|L}.

AUTOMATIC RECALL AND STORE INHIBIT:





STORE/RECALL CYCLES 1 & 2^{p,u}

 $(-55^{\circ}C \le T_{A} \le 125^{\circ}C) (V_{CC} = 5.0V \pm 10\%)$

	SYMBOL		DADAMETER	STK11C	68AM-45	STK11C	68AM-55	STK11C68AM-70		INNE	NOTES
NO.	Standard	Alternate PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES	
31	tavav	t _{ACS}	Read Cycle Time	45		55		70		ns	
32		^t skew	Skew Between Sequentially Adjacent Address Pins		5		5		5	ns	0
33		tASQZ	Address Sequence to Output Inactive		75		75	-	75	ns	q
34		t _{STORE}	Store Cycle Time		11		11		11	ms	r
35		t _{RECALL}	Recall Cycle Time		40		40		40	μs	r
36	tAVEL	t _{AE}	Address Set-up to Chip Enable	0		0		0		ns	s
37	t _{ELEH}	t _{EP}	Chip Enable Pulse Width	45		55		70		ns	s
38	t _{EHAX}	t _{EA}	Chip Disable to Address Change	0		0		0		ns	s

Note o: Skew spec may be avoided by using \overline{E} (STORE/RECALL CYCLE 2).

Note p: $\overline{W} \ge V_{\mbox{\scriptsize IH}}$ during entire address sequence to initiate a non-volatile cycle. Required address sequences are shown in MODE SELECTION table.

Note q: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.

Note r: Measured with \overline{W} high and \overline{G} and \overline{E} low. Note that STORE cycles are aborted by $V_{CC} < 3.8V$ (STORE Inhibit).


Note s: \overline{E} must make the transition between V_{IH} (max) to V_{IL} (max), or V_{IL} (max) to V_{IH} (min) in a monotonic fashion.

Note t: Chip is continuously selected with \overline{E} low.


Note u: Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK11C68AM performs a STORE or RECALL. A RECALL cycle is

performed automatically at power up when V_{CC} exceeds 3.8V.

STORE/RECALL CYCLE 1p,t



STORE/RECALL CYCLE 2^p





DEVICE OPERATION

The STK11C68AM has two separate modes of operation: SRAM mode and non-volatile mode. In SRAM mode the memory operates as an ordinary static RAM. In non-volatile operation, data is transferred from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

SRAM READ

The STK11C68AM performs a read cycle whenever \overline{E} and \overline{G} are LOW and \overline{W} is HIGH. The address specified by the 13 addresses, A₀₋₁₂ specify which of the 8192 data bytes will be accessed. If the read cycle is initiated by an address transition, the outputs will be valid at t_{AVQV} (READ CYCLE 1). If the cycle is initiated by a clock signal the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ CYCLE 2). As long as the clocks remain in the READ state the outputs will repeatedly respond to address changes within t_{AVQV} access time without the need for additional clocking cycles. The outputs remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} is brought LOW.

SRAM WRITE

A write cycle is performed whenever \overline{E} and \overline{W} are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} go HIGH at the end of the cycle. The data on the eight inputs, DQ₀₋₇, will be written into the memory location specified by the address inputs. The DQ data may be changed during the write cycle. Valid data must, however, be present t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE for the memory cells to be fully written.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O's. If \overline{G} is left LOW however, internal circuitry will turn off the output buffers t_{WHOZ} after \overline{W} goes LOW. Until that time, data bus contention is possible.

NON-VOLATILE STORE

The STK11C68AM STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK11C68AM implements non-volatile operation while remaining pin-for-pin compatible with standard 8K×8 SRAM's. During the STORE cycle, an erase of the previous non-volatile data is first performed, followed by a program of the non-volatile elements. The program operation copies the SRAM data into non-volatile storage. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE ini-

tiation, it is critical that no invalid address states intervene in the sequence or the sequence will be aborted. The maximum skew between address inputs $\mathsf{A}_{0\text{-}12}$ for each address state is $\mathsf{t}_{\mathsf{SKEW}}$ (STORE CYCLE 1). If $\mathsf{t}_{\mathsf{SKEW}}$ is exceeded it is possible that the transitional data state will be interpreted as a valid address and the sequence will be aborted. If $\overline{\mathsf{E}}$ controlled READ cycles are used for the sequence (STORE CYCLE 2), address skew is no longer a concern.

To enable the STORE cycle the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE Cyc

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that $\overline{\mathbf{G}}$ be LOW for the sequence to be valid. After the $\mathbf{t}_{\mathsf{ASOV}}$ cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

HARDWARE PROTECT

The STK11C68AM offers hardware protection against inadvertent STORE cycles through $V_{\rm CC}$ Sense. A STORE cycle will not be initiated, and one in progress will discontinue, if $V_{\rm CC}$ goes below 3.8V.

NON-VOLATILE RECALL

A RECALL of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

1 Bood address 0000 (bow) Valid DE	EΔD
 Read address 0000 (hex) Valid RE 	
2. Read address 1555 (hex) Valid RE	A D
3. Read address 0AAA (hex) Valid RE	AD
4. Read address 1FFF (hex) Valid RE	AD
5. Read address 10F0 (hex) Valid RE	AD
6. Read address 0F0E (hex) Initiate F	RECALL Cyc

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the non-volatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The non-volatile data can be recalled an unlimited number of times.

On power-up, once $V_{\rm CC}$ exceeds the $V_{\rm CC}$ sense voltage of 3.8V, a RECALL cycle is automatically initiated. For this reason, SRAM operation cannot commence until $t_{\rm RECALL}$ after $V_{\rm CC}$ is high.



1465 Kelly Johnson Blvd. Colorado Springs, Colorado 80920 USA (719) 531-9444 FAX (719) 531-9481 The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTIBILITY or FITNESS FOR A PARTICULAR PURPOSE, regarding this information, the product or its use. Nothing herein constitutes a license under any Simtek patent, copyright, trademark or other proprietary right.

DS-006-8904 © Simtek Corporation, 1989