



Quad Bus Buffer Gate Non-Inverting Control Input

ELECTRICALLY TESTED PER:
MIL-M-38510/32302

Military 54LS126A




AVAILABLE AS:

- 1) JAN: JM38510/32302BXA
- 2) SMD: *
- 3) 883C: 54LS126A/BXAJC


X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: C
CERFLAT: D
LCC: 2

*Call Factory for latest update


LOGIC DIAGRAM



AC TEST CIRCUIT



WAVEFORMS



PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
C1	1	1	2	VCC
A1	2	2	3	VCC
Y1	3	3	4	VCC
C2	4	4	6	VCC
A2	5	5	8	VCC
Y2	6	6	9	VCC
GND	7	7	10	GND
Y3	8	8	12	VCC
A3	9	9	13	VCC
C3	10	10	14	VCC
Y4	11	11	16	VCC
A4	12	12	18	VCC
C4	13	13	19	VCC
VCC	14	14	20	VCC

BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

TRUTH TABLE


Inputs		Output
E	D	
H	L	L
H	H	H
L	X	(Z)

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = HIGH Impedance (off)

54LS126A

AC TEST CIRCUIT

ALTERNATE LOAD CIRCUIT




Test Type	S1	S2
t_{pZH}	open	closed
t_{pZL}	closed	open
t_{pLZ}	closed	closed
t_{pHZ}	closed	closed


NOTES:

- $C_L = 50 \text{ pF} \pm 10\%$ minimum for all tests. C_L includes scope probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- In the example, the phase relationships between inputs and outputs have been chosen arbitrarily.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 1.0 \text{ MHz}$, $t_p = 500 \text{ ns}$, $Z_{OUT} \approx 50 \Omega$, $V_{gen} = 3.0 \text{ V}$ and $t_r \leq 15 \text{ ns}$, $t_f \leq 6.0 \text{ ns}$ between 0.7 V and 2.7 V .
- Diodes are 1N3064 or equivalent (unless otherwise specified).
- $C_L = 15 \text{ pF}$ minimum for t_{pHZ} and t_{pLZ} (for alternate load circuit).

WAVEFORMS



Alternate Voltage Waveforms Propagation Delay Times



Alternate Voltage Waveforms for Tri-State Switching

54LS126A

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.4		2.4		2.4		V	V _{CC} = 4.5 V, I _{OH} = -1.0 mA, V _{IH} = 2.0 V (both inputs).
V _{OL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OL} = 12 mA, V _{IL} = 0.7 V, V _{IH} = 2.0 V.
V _{IC}	Input Clamping Voltage		-1.5					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, other input = 4.5 V.
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other input is open (or) V _{IH} = 5.5 V, other input = 2.7 V.
I _{IHH}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, other input is open (or) V _{IHH} = 5.5 V, (both inputs).
I _{IL1}	Logical "0" Input Current	-0.16	-0.4	-0.16	-0.4	-0.16	-0.4	mA	V _{CC} = 5.5 V, V _{IN} = 0.4 V, other input is open.
I _{IL2}	Logical "0" Input Current	-0.16	-0.4	-0.16	-0.4	-0.16	-0.4	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, other input = 0.4 V.
I _{OS}	Output Short Circuit Current	-40	-225	-40	-225	-40	-225	mA	V _{CC} = 5.5 V, V _{IN} = 4.5 V (both inputs), V _{OUT} = GND.
I _{IOZH}	Output Off Current High		20		20		20	μA	V _{CC} = 5.5 V, V _{IN} = 0.7 V (both inputs), V _{OUT} = 2.4 V.
I _{IOZL}	Output Off Current Low		-20		-20		-20	μA	V _{CC} = 5.5 V, V _{IN} = 2.0 V, other input = 0.7 V, V _{OUT} = 0.4 V.
I _{CC}	Power Supply Current Off		22		22		22	mA	V _{CC} = 5.5 V, V _{IN} = GND (all inputs).
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.4 V, and V _{INH} = 2.4 V.

54LS126A

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
tPHL1 tPHL1	Propagation Delay Data-Output Output High-Low	2.0	18 18	2.0	24 19	2.0	24 19	ns	VCC = 5.0 V, CL = 50 pF, R1 = 110 Ω, R2 = 2.4 kΩ. VCC = 5.0 V, CL = 45 pF, RL = 667 Ω.
tPLH1 tPLH1	Propagation Delay Data-Output Output Low-High	2.0	15 15	2.0	20 15	2.0	20 15	ns	VCC = 5.0 V, CL = 50 pF, R1 = 110 Ω, R2 = 2.4 kΩ. VCC = 5.0 V, CL = 45 pF, RL = 667 Ω.
tPLZ1 tPLZ1	Propagation Delay Data-Output Output Low-High	2.0	30 25	2.0	39 34	2.0	39 34	ns	VCC = 5.0 V, CL = 50 pF, R1 = 110 Ω, R2 = 2.4 kΩ. VCC = 5.0 V, CL = 45 pF, RL = 667 Ω.
tPHZ1 tPHZ1	Propagation Delay Data-Output Output High-Low	2.0	42 25	2.0	48 43	2.0	48 43	ns	VCC = 5.0 V, CL = 50 pF, R1 = 110 Ω, R2 = 2.4 kΩ. VCC = 5.0 V, CL = 45 pF, RL = 667 Ω.
tPZL1 tPZL1	Propagation Delay Data-Output Output Low-High	2.0	35 35	2.0	46 41	2.0	46 41	ns	VCC = 5.0 V, CL = 50 pF, R1 = 110 Ω, R2 = 2.4 kΩ. VCC = 5.0 V, CL = 45 pF, RL = 667 Ω.
tPZH1 tPZH1	Propagation Delay Data-Output Output High-Low	2.0	25 25	2.0	33 28	2.0	33 28	ns	VCC = 5.0 V, CL = 50 pF, R1 = 110 Ω, R2 = 2.4 kΩ. VCC = 5.0 V, CL = 45 pF, RL = 667 Ω.