



**FAST CMOS  
OCTAL TRANSCEIVER/  
REGISTER**

**PRELIMINARY  
IDT 54/74FCT651/A  
IDT 54/74FCT652/A**

**FEATURES:**

- IDT54/74FCT651 and IDT54/74FCT652 are equivalent to FAST™ speeds
- IDT54/74FCT651A and IDT54/74FCT652A 30% faster than FAST™ speeds
- Bidirectional bus transceiver and registers
- Independent registers for A and B buses
- Real-time data transfer or stored data transfer
- Choice of true and inverting data transfer
- 3-state outputs
- $I_{OL} = 64\text{mA}$  (commercial) and 48mA (military)
- CMOS power levels (5μW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Available in 24-pin 300 mil DIP, SOIC, 28-pin LCC and PLCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B

**DESCRIPTION:**


T-52-31

The IDT54/74FCT651/A and IDT54/74FCT652/A, built in CEMOS™, consist of bus transceiver circuits, D-type flip-flops and control circuitry arranged for multiplex transmission of data directly from the data bus or from the internal storage registers. GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

**FUNCTIONAL BLOCK DIAGRAM**

IDT54/74FCT652/A (Non-Inverting)



IDT54/74FCT651/A (Inverting)




CEMOS is a trademark of Integrated Device Technology, Inc.  
FAST is a trademark of Fairchild Semiconductor Co.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**


**JANUARY 1989**

PIN CONFIGURATIONS

T-52-31




DIP/CERPACK/SOIC TOP VIEW



LCC/PLCC TOP VIEW

LOGIC SYMBOL



PIN DESCRIPTION

PIN NAMES	DESCRIPTION
A <sub>1</sub> -A <sub>8</sub>	Data Register Inputs Data Register A Outputs
B <sub>1</sub> -B <sub>8</sub>	Data Register B Inputs Data Register B Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
GAB, $\overline{GBA}$	Output Enable Inputs

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION	
GAB	$\overline{GBA}$	CPAB	CPBA	SAB	SBA	A <sub>1</sub> THRU A <sub>8</sub>	B <sub>1</sub> THRU B <sub>8</sub>	FCT651/A	FCT652/A
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
X	H	↑	H or L	X	X	Input	Unspecified <sup>(1)</sup>	Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers
L	X	H or L	↑	X	X	Unspecified <sup>(1)</sup>	Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time $\overline{B}$ Data to A Bus Stored $\overline{B}$ Data to A Bus	Real-Time B Data to A Bus Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time $\overline{A}$ Data to B Bus Stored $\overline{A}$ Data to B Bus	Real-Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\overline{A}$ Data to B Bus and Stored $\overline{B}$ Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus






NOTES:

- The data output functions may be enabled or disabled by various signals at the GAB or  $\overline{GBA}$  inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.  
Select control = H: clocks must be staggered in order to load both registers.  
H = HIGH, L = LOW, X = Don't Care, ↑ LOW-to-HIGH Transition

10

T-52-31

DETAILED BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS** <sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub>	-0.5 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)

T-52-31

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

**NOTE:**

1. This parameter is guaranteed by characterization data and not tested.

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Input and V<sub>CC</sub> terminals only.
- Outputs and I/O terminals only.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

V<sub>IC</sub> = 0.2V; V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

Commercial: T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 5%

Military: T<sub>A</sub> = -55°C to +125°C; V<sub>CC</sub> = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logio High Level	2.0	-	-	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logio Low Level	-	-	0.8	V
I <sub>IH</sub>	Input HIGH Current (Except I/O pins)	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	-	5	μA
I <sub>IL</sub>	Input LOW Current (Except I/O pins)		V <sub>I</sub> = 2.7V	-	5 <sup>(4)</sup>	
I <sub>IH</sub>	Input HIGH Current (I/O pins only)	V <sub>CC</sub> = Max.	V <sub>I</sub> = 0.5V	-	-5 <sup>(4)</sup>	μA
I <sub>IL</sub>	Input LOW Current (I/O pins only)		V <sub>I</sub> = GND	-	-5	
I <sub>IH</sub>	Input HIGH Current (I/O pins only)	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	-	15	μA
I <sub>IL</sub>	Input LOW Current (I/O pins only)		V <sub>I</sub> = 2.7V	-	15 <sup>(4)</sup>	
I <sub>IL</sub>	Input LOW Current (I/O pins only)	V <sub>CC</sub> = Max.	V <sub>I</sub> = 0.5V	-	-15 <sup>(4)</sup>	μA
I <sub>IL</sub>	Input LOW Current (I/O pins only)		V <sub>I</sub> = GND	-	-15	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	-	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>O</sub> = GND	-60	-120	-	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32 μA	V <sub>HC</sub>	V <sub>CC</sub>	-	V
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -300 μA	V <sub>HC</sub>	V <sub>CC</sub>	-	
		I <sub>OH</sub> = -12mA MIL.	2.4	4.3	-	
		I <sub>OH</sub> = -15mA COM'L.	2.4	4.3	-	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300 μA	-	GND	V <sub>LC</sub>	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 300 μA	-	GND	V <sub>LC</sub>	
		I <sub>OL</sub> = 48mA MIL.	-	0.3	0.55	
		I <sub>OL</sub> = 64mA COM'L.	-	0.3	0.55	
V <sub>H</sub>	Input Hysteresis on Clock Only	-	-	200	-	mV

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.
- These are maximum I<sub>OL</sub> values per output, for 8 outputs turned on simultaneously. Total maximum I<sub>OL</sub> (all outputs) is 512mA for commercial and 384mA for military. Derate I<sub>OL</sub> for number of outputs turned on simultaneously.

10

T-52-31

POWER SUPPLY CHARACTERISTICS

$V_{LO} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS (1)		MIN.	TYP. (2)	MAX.	UNIT
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}; V_{IN} \leq V_{LO}$ $f_{CP} = f_I = 0$		-	0.001	1.5	mA
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V(3)$		-	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current (4)	$V_{CC} = \text{Max.}$ Outputs Open GAB = GND $\overline{\text{GBA}} = \text{GND}$ SAB = CPAB = GND SBA = $V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LO}$	-	0.15	0.25	mA/ MHz
$I_C$	Total Power Supply Current (6)	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle GAB = GND $\overline{\text{GBA}} = \text{GND}$ SAB = CPAB = GND SBA = $V_{CC}$ One Bit Toggling at $f_I = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LO}$ (FCT)	-	1.5	4.0	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	-	2.0	6.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle GAB = GND $\overline{\text{GBA}} = \text{GND}$ SAB = CPAB = GND SBA = $V_{CC}$ Eight Bits Toggling at $f_I = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LO}$ (FCT)	-	3.75	7.8 (5)	
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	-	6.0	16.8 (5)	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
 $I_{CC}$  = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_I$  = Input Frequency  
 $N_I$  = Number of Inputs at  $f_I$   
 All currents are in milliamps and all frequencies are in megahertz.

T-52-31


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION <sup>(1)</sup>	IDT54/74FCT651/652					IDT54/74FCT651A/652A					UNIT
			TYP. <sup>(3)</sup>	COM'L		MIL.		TYP. <sup>(3)</sup>	COM'L		MIL.		
				MIN. <sup>(2)</sup>	MAX.	MIN. <sup>(2)</sup>	MAX.		MIN. <sup>(2)</sup>	MAX.	MIN. <sup>(2)</sup>	MAX.	
t <sub>PLH</sub> t <sub>PFL</sub>	Propagation Delay Bus to Bus	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	8.0	2.0	9.0	2.0	10.0	-	-	-	-	-	ns
t <sub>PLH</sub> t <sub>PFL</sub>	Propagation Delay Clock to Bus		8.0	2.0	9.0	2.0	11.0	-	-	-	-	-	ns
t <sub>PLH</sub> t <sub>PFL</sub>	Propagation Delay SBA or SAB to A or B		10.0	2.0	11.0	2.0	12.0	-	-	-	-	-	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus		9.0	2.0	10.0	2.0	12.0	-	-	-	-	-	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time Enable to Bus		9.0	2.0	10.0	2.0	12.0	-	-	-	-	-	ns
t <sub>SU</sub>	Set-up Time HIGH or LOW Bus to Clock		3.0	4.0	-	4.5	-	-	-	-	-	-	ns
t <sub>H</sub>	Hold Time HIGH or LOW Bus to Clock		1.0	2.0	-	2.0	-	-	-	-	-	-	ns
t <sub>W</sub>	Pulse Width, HIGH or LOW		4.0	6.0	-	6.0	-	-	-	-	-	-	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.

ORDERING INFORMATION



10