SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

- Meets EIA Standards RS-422A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed and Tested for Data Rates up to 35 MBaud
- SN65ALS176 Operating Temperature -40°C to 85°C
- Three Skew Limits Available:

'ALS176 . . . 10 ns

'ALS176A . . . 7.5 ns

'ALS176B . . . 5 ns


- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- **Low Supply Current Requirements** 30 mA Max
- Wide Positive and Negative Input/Output **Bus Voltage Ranges**
- Thermal Shutdown Protection
- **Driver Positive and Negative Current** Limiting
- **Receiver Input Hysteresis**
- Glitch-Free Power-Up and Power-Down Protection
- Receiver Open-Circuit Fail-Safe Design

## description

The SN65ALS176 and SN75ALS176 series differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standards RS-422-A and RS-485 and CCITT recommendations V.11 and X.27.

The SN65ALS176 and SN75ALS176 series combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver

D OR P PACKAGE (TOP VIEW)



### **Function Tables**

#### DRIVER

INPUT	ENABLE	OUTPUTS
D	DE	A B
Н	Н	H L
L	Н	LH
X	L	Z Z

#### RECEIVER

DIFFERENTIAL INPUTS	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V		Н
-0.2 V < V <sub>ID</sub> < 0.2 V	Ī -	2
V <sub>ID</sub> ≤ -0.2 V	Ī	i
x x	l H	7
Inputs open	L.	H

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

### **AVAILABLE OPTIONS**

		PACKAGE				
TA	<sup>t</sup> sk(⊔M) <sup>‡</sup>	SMALL OUTLINE (D) †	PLASTIC DIP (P)			
0°C	10	SN75ALS176D	SN75ALS176P			
to	7.5	SN75ALS176AD	SN75ALS176AP			
70°C	5	SN75ALS176BD	SN75ALS176BP			
-40°C						
to	10	SN65ALS176D	SN65ALS176P			
85°C						

† The D package is available taped and reeled. Add the suffix R to the device type, (e.g., SN75ALS176DR).

and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.


The SN65ALS176 is characterized for operation from -40°C to 85°C, and the SN75ALS176 series is characterized for operation from 0°C to 70°C.



<sup>‡</sup>t<sub>sk(LIM)</sub> is the greater of 1) the difference between the maximum and minimum specified values of tPLH (or tdDH), and 2) the difference between the maximum and minimum specified values of tpHL (or tdDL). This is the maximum range that the driver or receiver delay time will vary over temperature, VCC, and device to device.


SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## schematics of inputs and outputs



SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Voltage range at any bus terminal	7 V to 12 V
Enable input voltage	5.5 V
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : SN65ALS176	40°C to 85°C
SN75ALS176 series	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

### **DISSIPATION RATING TABLE**

	PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Γ	D	725 mW	5.8 mW/°C	464 mW	377 mW
L	Р	1000 mW	8.0 mW/°C	640 mW	520 mW

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	٧
Input voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>		12			
input voltage at any bus terminal (separately of co	minor mode), of or old			-7	٧
High-level input voltage, VIH	D, DE, and RE	2			٧
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			8.0	٧
Differential input voltage, V <sub>ID</sub> (see Note 2)				±12	٧
High level output ourrant leve	Driver			-60	mΑ
High-level output carrent, IOH	Receiver			-400	μА
Low lovel output ourrent les	Driver			60	
ow-level output current, IOL	Receiver			8	mA
ow-level output current, IOL  operating free-air temperature, TA	SN65ALS176	-40		85	
	SN75ALS176	0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS†	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	l <sub>l</sub> = -18 mA				-1.5	>
Vo	Output voltage	I <sub>O</sub> = 0		0		6	>
VOD1	Differential output voltage	I <sub>O</sub> = 0		1.5		6	>
VOD2	Differential output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	1/2VOD1 or 2¶			<b>&gt;</b>
, ODZ.		R <sub>L</sub> = 54 Ω,	See Figure 1	1.5	2.5	5	>
Vons	Differential output voltage	$V_{test} = -7 V \text{ to } 12 V$	See Figure 2	1.5		5	>
∆ Vod	Change in magnitude of differential output voltage §		-			±0.2	>
Voc	Common-mode output voltage	$R_L = 54 \Omega$ or 100 $\Omega$ ,	See Figure 1			3 -1	٧
△I Voc I	Change in magnitude of common-mode output voltage§	1			•	±0.2	٧
		Outputs disabled,	V <sub>O</sub> = 12 V			1	mA
10	Output current	See Note 3	V <sub>O</sub> = -7 V			-0.8	""
lн	High-level input current	V <sub>I</sub> = 2.4 V				20	μΑ
lir	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μΑ
		V <sub>O</sub> = -4 V	SN65ALS176			-250	}
		V <sub>O</sub> = -6 V	SN75ALS176			200	
los	Short-circuit output current	V <sub>O</sub> = 0				-150	mA
		Vo = Vcc				250	
		V <sub>O</sub> = 8 V		]			
1	Curanity assessed	No load	Outputs enabled		23	30	mA
ICC	Supply current	INDIDAG	Outputs disabled		19	26	

<sup>†</sup> The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.

<sup>&</sup>lt;sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>§</sup>  $\Delta \mid V_{OD} \mid$  and  $\Delta \mid V_{OC} \mid$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from one logic state to the other.

 $<sup>\</sup>P$  The minimum  $V_{\mbox{OD2}}$  with a 100- $\Omega$  load is either 1/2  $V_{\mbox{OD1}}$  or 2 V, whichever is greater.

NOTE 3: This applies for both power on and power off; refer to EIA standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

## **SN65ALS176**

	PARAMETER	TEST CONDITIONS	MIN TYPT	MAX	UNIT
<sup>t</sup> dD	Differential output delay time			15	ns
tsk(p)	Pulse skew (   t <sub>dDL</sub> - t <sub>dDH</sub> )	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 3	0	2	ns
t <sub>tD</sub>	Differential output transition time		8		ns
<sup>t</sup> PZH	Output enable time to high level	$R_L = 110 \Omega$ , $C_L = 50 pF$ , See Figure 4		80	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$ , $C_L = 50 pF$ , See Figure 5		30	ns
<sup>t</sup> PHZ	Output disable time from high level	$R_L = 110 \Omega$ , $C_L = 50 pF$ , See Figure 4		50	ns
<sup>t</sup> PLZ	Output disable time from low level	$R_L = 110 \Omega$ , $C_L = 50 pF$ , See Figure 5		30	ns

## SN75ALS176, SN75ALS176A, SN75ALS176B

	PARAMETER			TEST CONDI	TIONS	MIN	TYPİ	MAX	UNIT
		'ALS176				3	8	13	
<sup>t</sup> dD	Differential output delay time	'ALS176A				4	7	11.5	ns
		'ALS176B	R <sub>L</sub> = 54 Ω,	C <sub>L</sub> = 50 pF,	See Figure 3	5	8	10	
<sup>†</sup> sk(p)	Pulse skew (  t <sub>dDL</sub> - t <sub>dDH</sub>  )		7				0	2	ns
<sup>t</sup> TD	Differential output transition time	)	7				8		ns
tPZH	Output enable time to high level		R <sub>L</sub> = 110 Ω,	C <sub>L</sub> = 50 pF,	See Figure 4		23	. 50	ns
tPZL ·	Output enable time to low level		R <sub>L</sub> = 110 Ω,	Cլ = 50 pF,	See Figure 5		14	20	ns
<sup>t</sup> PHZ	Output disable time from high le	vel	$R_L = 110 \Omega$	C <sub>L</sub> = 50 pF,	See Figure 4		20	35	ns
t <sub>PLZ</sub>	Output disable time from low lev	'ei	R <sub>L</sub> = 110 Ω,	C <sub>L</sub> = 50 pF,	See Figure 5		8	17	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
VOD1	V <sub>o</sub>	V <sub>o</sub>
VOD2	V <sub>t</sub> (R <sub>L</sub> = 100 Ω)	V <sub>t</sub> (R <sub>L</sub> = 54 Ω)
I VOD3 I		V <sub>t</sub> (Test Termination Measurement 2)
Δ V <sub>OD</sub>	∨ <sub>t</sub>  -  ⊽ <sub>t</sub>	$   \vee_t   -   \overline{\vee}_t   $
Voc	Vos	Vos
Δ Voc	V <sub>os</sub> − V̄ <sub>os</sub>	V <sub>os</sub> – V̄ <sub>os</sub>
los	I <sub>sa</sub>  ,   I <sub>sb</sub>	
I <sub>O</sub>	xa ,  xb	l <sub>ia</sub> , l <sub>ib</sub>

SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

## RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYPT	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage	V <sub>O</sub> = 2.7 V,	$I_0 = -0.4 \text{ mA}$			0.2	V
V <sub>T</sub> -	Negative-going threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 8 mA	-0.2‡			>
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )				60		mV
ViK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	٧
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 6	$I_{OH} = -400  \mu A$	2.7			v
VoL	Low-level output voltage	V <sub>ID</sub> = -200 mV, See Figure 6	I <sub>OL</sub> = 8 mA,			0.45	V
loz	High-impedance-state output current	V <sub>O</sub> = 0.4 V to 2.4 V	√ .			±20	μА
,,	I have the state of the state o	Other input = 0 V,	V <sub>1</sub> = 12 V			1	mA
Vį	Line input current	See Note 4	V <sub>I</sub> = -7 V			-0.8	1117
ΉΗ	High-level-enable input current	V <sub>IH</sub> = 2.7 V	4			20	μΑ
l <sub>I</sub> L	Low-level-enable input current	V <sub>IL</sub> = 0.4 V				-100	μΑ
rį	Input resistance			12	20		kΩ
los	Short-circuit output current	$V_{JD} = 200 \text{ mV},$	V <sub>O</sub> = 0	-15		-85	mA
1		Natara	Outputs enabled		23	30	mA
Icc	Supply current	No load	Outputs disabled		19	26	1117

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

### **SN65ALS176**

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tpd	Propagation time	V: 45 V/2 45 V C: 45 a5 Saa Figure 7			25	ns
tsk(p)	Pulse skew (   tpHL - tpLH   )	V <sub>ID</sub> = -1.5 V to 1.5 V, C <sub>L</sub> = 15 pF, See Figure 7		. 0	2	ns
<sup>t</sup> PZH	Output enable time to high level	,		11	18	ns
<sup>t</sup> PZL	Output enable time to low level	C. 45 nF Con Figure 9		11	18	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>L</sub> = 15 pF, See Figure 8			50	ns
tPLZ	Output disable time from low level	]			30	ns

### SN75ALS176, SN75ALS176A, SN75ALS176B

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>pd</sub>	Propagation time	'ALS176	V <sub>ID</sub> = -1.5 V to 1.5 V,	, C <sub>L</sub> = 15 pF, See Figure 7	9	14	19	ns
		'ALS176A			10.5	14	18	
		'ALS176B			11.5	13	16.5	
t <sub>sk(p)</sub>	Pulse skew (  tpHL - tpLH )					0	2	ns
<sup>t</sup> PZH	Output enable time to high level		C <sub>L</sub> = 15 pF,	See Figure 8		7	14	ns
<sup>t</sup> PZL	Output enable time to low level				1	20	35	ns
t <sub>PHZ</sub>	Output disable time from high level					20	35	ns
tPLZ	Output disable time from low level					8	17	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V<sub>OD2</sub> and V<sub>OC</sub>





Figure 2. Driver V<sub>OD3</sub>



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\le$  1 MHz, 50% duty cycle,  $t_f \le$  6 ns,  $t_f \le$  6 ns,  $z_O = 50 \ \Omega$ .

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. tdD = tdDH or tdDL

Figure 3. Driver Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION




Figure 4. Driver Test Circuit and Voltage Waeforms




Figure 5. Driver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t<sub>f</sub> ≤ 6 ns, t

B. CL includes probe and jig capacitance.




Figure 6. Receiver VOH and VOL Test Circuit

## PARAMETER MEASUREMENT INFORMATION




Figure 7. Receiver Test Circuit and Voltage Waveforms




Figure 8. Receiver Test Circuit and Voltage Waveforms


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\le$  1 MHz, 50% duty cycle,  $t_f \le$  6 ns,  $t_f \le$  6 ns,  $z_O = 50 \Omega$ .

- B. Ci includes probe and jig capacitance.
- C. tod = tplH or tpHL



SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

## TYPICAL CHARACTERISTICS



DRIVER LOW-LEVEL OUTPUT VOLTAGE
vs
DRIVER LOW-LEVEL OUTPUT CURRENT




Figure 9

Figure 10






Figure 11

### TYPICAL CHARACTERISTICS

## RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT $V_{ID} = 0.3 V$ TA = 25°C VoH - High-Level Output Voltage - V 3.5 3 V<sub>CC</sub> = 5.25 V 2.5 V<sub>CC</sub> = 5 V 2 1.5 VCC = 4.75 V 0.5 0 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 0

Figure 12

IOH -- High-Level Output Current -- mA




Figure 14




Figure 13





Figure 15

SLLS040D - D3042, AUGUST 1987 - REVISED AUGUST 1991

### TYPICAL CHARACTERISTICS



VS
ENABLE VOLTAGE

6
V<sub>ID</sub> = 0.3 V
Load = 1 kΩ to V<sub>CC</sub>
T<sub>A</sub> = 25°C

V<sub>CC</sub> = 4.75 V

V<sub>CC</sub> = 4.75 V

RECEIVER OUTPUT VOLTAGE

Figure 16


Figure 17

1.5

V<sub>I</sub> - Enable Voltage - V

2.5

0.5



NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 18. Typical Application Circuit

