


## Description

The GM71C(S)18163C/CL is the new generation dynamic RAM organized 1,048,576 x 16 bit. GM71C(S)18163C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)18163C/CL offers Extended Data out(EDO) Mode as a high speed access mode. Multiplexed address inputs permit the GM71C(S)18163C/CL to be packaged in standard 400 mil 42pin plastic SOJ, and standard 400mil 44(50)pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

## Pin Configuration



## Features

- \* 1,048,576 Words x 16 Bit Organization
- \* Extended Data Out Mode Capability
- \* Single Power Supply (5V+/-10%)
- \* Fast Access Time & Cycle Time (Unit: ns)

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	t <sub>HPC</sub>
GM71C(S)18163C/CL-5	50	13	84	20
GM71C(S)18163C/CL-6	60	15	104	25
GM71C(S)18163C/CL-7	70	18	124	30

- \* Low Power  
 Active : 1045/935/825mW (MAX)  
 Standby : 11mW (CMOS level : MAX)  
 0.83mW (L-version : MAX)
- \* RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- \* All inputs and outputs TTL Compatible
- \* 1024 Refresh Cycles/16ms
- \* 1024 Refresh Cycles/128ms (L-version)
- \* Self Refresh Operation (L-version)
- \* Battery Back Up Operation (L-version)
- \* 2 CAS byte Control

**Pin Description**

Pin	Function	Pin	Function
A0-A9	Address Inputs	$\overline{WE}$	Read/Write Enable
A0-A9	Refresh Address Inputs	$\overline{OE}$	Output Enable
I/O0-I/O15	Data Input/Data Output	V <sub>CC</sub>	Power (+5V)
$\overline{RAS}$	Row Address Strobe	V <sub>SS</sub>	Ground
$\overline{UCAS}, \overline{LCAS}$	Column Address Strobe	NC	No Connection

**Ordering Information**

Type No.	Access Time	Package
GM71C(S)18163CJ/CLJ -5 GM71C(S)18163CJ/CLJ -6 GM71C(S)18163CJ/CLJ -7	50ns 60ns 70ns	400 Mil 42 Pin Plastic SOJ
GM71C(S)18163CT/CLT -5 GM71C(S)18163CT/CLT -6 GM71C(S)18163CT/CLT -7	50ns 60ns 70ns	400 Mil 44(50) Pin Plastic TSOP II

**Absolute Maximum Ratings\***

Symbol	Parameter	Rating	Unit
T <sub>A</sub>	Ambient Temperature under Bias	0 ~ +70	C
T <sub>STG</sub>	Storage Temperature	-55 ~ +125	C
V <sub>IN/OUT</sub>	Voltage on any Pin Relative to V <sub>SS</sub>	-1.0 ~ +7.0V	V
V <sub>CC</sub>	Supply voltage Relative to V <sub>SS</sub>	-1.0 ~ +7.0V	V
I <sub>OUT</sub>	Short Circuit Output Current	50	mA
P <sub>D</sub>	Power Dissipation	1.0	W

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

**Recommended DC Operating Conditions** (T<sub>A</sub> = 0 ~ +70C)

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.4	-	6.0	V
V <sub>IL</sub>	Input Low Voltage	-1.0	-	0.8	V

Note: All voltage referred to V<sub>SS</sub>.

The supply voltage with all VCC pins must be on the same level. The supply voltage with all VSS pins must be on the same level.

**Truth Table**

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output	Operation	Notes
H	D	D	D	D	Open	Standby	1,3
L	L	H	H	L	Valid	Lower byte	Read cycle 1,3
L	H	L	H	L	Valid	Upper byte	
L	L	L	H	L	Valid	Word	
L	L	H	L	D	Open	Lower byte	Early write cycle 1,2,3
L	H	L	L	D	Open	Upper byte	
L	L	L	L	D	Open	Word	
L	L	H	L	H	Undefined	Lower byte	Delayed Write cycle 1,2,3
L	H	L	L	H	Undefined	Upper byte	
L	L	L	L	H	Undefined	Word	
L	L	H	H to L	L to H	Valid	Lower byte	Read-modify-write cycle 1,3
L	H	L	H to L	L to H	Valid	Upper byte	
L	L	L	H to L	L to H	Valid	Word	
H to L	H	L	D	D	Open	Word	CBR Refresh or Self Refresh (L-series) 1,3
H to L	L	H	D	D	Open	Word	
H to L	L	L	D	D	Open	Word	
L	H	H	D	D	Open	Word	$\overline{\text{RAS}}$ -only Refresh cycle 1,3
L	L	L	H	H	Open	Read cycle (Output disabled)	1,3

Notes: 1. H: High (inactive) L: Low(active) D: H or L

2. twcs >= 0ns Early write cycle

twcs <= 0ns Delayed write cycle

3. Mode is determined by the OR function of the  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ . (Mode is set by earliest of  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  active edge and reset by the latest of  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  inactive edge.) However write OPERATION and output High-Z control are done independently by each  $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$ .  
ex) if RAS = H to L,  $\overline{\text{UCAS}}$  = H,  $\overline{\text{LCAS}}$  = L, then  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle is selected.

**DC Electrical Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_A = 0 \sim 70C$ )

Symbol	Parameter	Min	Max	Unit	Note	
$V_{OH}$	Output Level Output "H" Level Voltage ( $I_{OUT} = -2mA$ )	2.0	$V_{CC}$	V		
$V_{OL}$	Output Level Output "L" Level Voltage ( $I_{OUT} = 2mA$ )	0	0.4	V		
$I_{CC1}$	Operating Current Average Power Supply Operating Current (RAS, UCAS or LCAS Cycling: $t_{RC} = t_{RC \min}$ )	50ns	-	190	mA	1, 2
		60ns	-	170		
		70ns	-	150		
$I_{CC2}$	Standby Current (TTL) Power Supply Standby Current (RAS, UCAS, LCAS = $V_{IH}$ , $D_{OUT} = High-Z$ )	-	2	mA		
$I_{CC3}$	RAS Only Refresh Current Average Power Supply Current RAS Only Refresh Mode ( $t_{RC} = t_{RC \min}$ )	50ns	-	190	mA	2
		60ns	-	170		
		70ns	-	150		
$I_{CC4}$	EDO Page Mode Current Average Power Supply Current EDO Page Mode ( $t_{HPC} = t_{HPC \min}$ )	50ns	-	185	mA	1, 3
		60ns	-	165		
		70ns	-	145		
$I_{CC5}$	Standby Current (CMOS) Power Supply Standby Current (RAS, UCAS or LCAS $\geq V_{CC} - 0.2V$ , $D_{OUT} = High-Z$ )	-	1	mA	5	
		-	150	$\mu A$		
$I_{CC6}$	CAS-before-RAS Refresh Current ( $t_{RC} = t_{RC \min}$ )	50ns	-	190	mA	
		60ns	-	170		
		70ns	-	150		
$I_{CC7}$	Battery Back Up Operating Current(Standby with CBR Ref.) (CBR refresh, $t_{RC}=125\mu s$ , $t_{RAS}\leq 0.3\mu s$ , $D_{OUT}=High-Z$ , CMOS interface)	-	500	$\mu A$	4,5	
$I_{CC8}$	Standby Current $\overline{RAS} = V_{IH}$ $\overline{UCAS}, \overline{LCAS} = V_{IL}$ $D_{OUT} = Enable$	-	5	mA	1	
$I_{CC9}$	Self-Refresh Mode Current (RAS, UCAS or LCAS $\leq 0.2V$ , $D_{OUT}=High-Z$ , CMOS interface)	-	300	$\mu A$	5	
$I_{L(I)}$	Input Leakage Current Any Input ( $0V \leq V_{IN} \leq 6V$ )	-10	10	$\mu A$		
$I_{L(O)}$	Output Leakage Current ( $D_{OUT}$ is Disabled, $0V \leq V_{OUT} \leq 6V$ )	-10	10	$\mu A$		

Note: 1.  $I_{CC}$  depends on output load condition when the device is selected.

$I_{CC}(\max)$  is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{UCAS}$  and  $\overline{LCAS} = V_{IH}$ .

4.  $\overline{CAS} = L$  ( $\leq 0.2V$ ) while  $\overline{RAS} = L$  ( $\leq 0.2V$ ).

5. L-version.

**Capacitance** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^\circ C$ )

Symbol	Parameter	Min	Max	Unit	Note
$C_{I1}$	Input Capacitance (Address)	-	5	pF	1
$C_{I2}$	Input Capacitance (Clocks)	-	7	pF	1
$C_{I/O}$	Output Capacitance (Data-In/Out)	-	7	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{LCAS}$  and  $\overline{UCAS} = V_{IH}$  to disable  $D_{OUT}$ .

**AC Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0 \sim +70^\circ C$ , Note 1, 2, 18, 19, 20)

Test Conditions

Input rise and fall times : 2 ns

Input levels :  $V_{IL} = 0V$ ,  $V_{IH} = 3V$

Input timing reference levels : 0.8V, 2.4V

Output timing reference levels : 0.8V, 2.0V

Output load : 1TTL gate +  $C_L$  (100 pF)

(Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles** (Common Parameters)

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
$t_{RC}$	Random Read or Write Cycle Time	84	-	104	-	124	-	ns	
$t_{RP}$	$\overline{RAS}$ Precharge Time	30	-	40	-	50	-	ns	
$t_{CP}$	$\overline{CAS}$ Precharge Time	7	-	10	-	13	-	ns	
$t_{RAS}$	$\overline{RAS}$ Pulse Width	50	10,000	60	10,000	70	10,000	ns	
$t_{CAS}$	$\overline{CAS}$ Pulse Width	7	10,000	10	10,000	13	10,000	ns	
$t_{ASR}$	Row Address Set up Time	0	-	0	-	0	-	ns	
$t_{RAH}$	Row Address Hold Time	7	-	10	-	10	-	ns	
$t_{ASC}$	Column Address Set-up Time	0	-	0	-	0	-	ns	21
$t_{CAH}$	Column Address Hold Time	7	-	10	-	13	-	ns	21
$t_{RCD}$	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	11	37	14	45	14	52	ns	3
$t_{RAD}$	$\overline{RAS}$ to Column Address Delay Time	9	25	12	30	12	35	ns	4
$t_{RSH}$	$\overline{RAS}$ Hold Time	10	-	13	-	13	-	ns	
$t_{CSH}$	$\overline{CAS}$ Hold Time	35	-	40	-	45	-	ns	23
$t_{CRP}$	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	-	5	-	5	-	ns	22
$t_{ODD}$	$\overline{OE}$ to $D_{IN}$ Delay Time	13	-	15	-	18	-	ns	5
$t_{DZO}$	$\overline{OE}$ Delay Time from $D_{IN}$	0	-	0	-	0	-	ns	6
$t_{DZC}$	$\overline{CAS}$ Delay Time from $D_{IN}$	0	-	0	-	0	-	ns	6
$t_T$	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	7

**Read Cycle**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>RAC</sub>	Access Time from $\overline{\text{RAS}}$	-	50	-	60	-	70	ns	8,9
t <sub>CAC</sub>	Access Time from $\overline{\text{CAS}}$	-	13	-	15	-	18	ns	9,10,17
t <sub>AA</sub>	Access Time from Address	-	25	-	30	-	35	ns	9,11,17
t <sub>OAC</sub>	Access Time from $\overline{\text{OE}}$	-	13	-	15	-	18	ns	9
t <sub>RCS</sub>	Read Command Setup Time	0	-	0	-	0	-	ns	21
t <sub>RCH</sub>	Read Command Hold Time to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	12,22
t <sub>RRH</sub>	Read Command Hold Time to $\overline{\text{RAS}}$	5	-	5	-	5	-	ns	12
t <sub>RAL</sub>	Column Address to $\overline{\text{RAS}}$ Lead Time	25	-	30	-	35	-	ns	
t <sub>CAL</sub>	Column Address to $\overline{\text{CAS}}$ Lead Time	15	-	18	-	23	-	ns	
t <sub>CLZ</sub>	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>OH</sub>	Output Data Hold Time	3	-	3	-	3	-	ns	27
t <sub>OHO</sub>	Output Data Hold Time from $\overline{\text{OE}}$	3	-	3	-	3	-	ns	
t <sub>OFF</sub>	Output Buffer Turn-off Time	-	13	-	15	-	15	ns	13,27
t <sub>OEZ</sub>	Output Buffer Turn-off Time to $\overline{\text{OE}}$	-	13	-	15	-	15	ns	13
t <sub>CDD</sub>	$\overline{\text{CAS}}$ to D <sub>IN</sub> Delay Time	13	-	15	-	18	-	ns	5
t <sub>RCHR</sub>	Read Command Hold Time from $\overline{\text{RAS}}$	50	-	60	-	70	-	ns	
t <sub>OHR</sub>	Output Data hold Time from $\overline{\text{RAS}}$	3	-	3	-	3	-	ns	27
t <sub>OFR</sub>	Output Buffer turn off to $\overline{\text{RAS}}$	-	13	-	15	-	15	ns	27
t <sub>WEZ</sub>	Output Buffer turn off to $\overline{\text{WE}}$	-	13	-	15	-	15	ns	
t <sub>WDD</sub>	$\overline{\text{WE}}$ to D <sub>IN</sub> Delay Time	13	-	15	-	18	-	ns	
t <sub>RDD</sub>	$\overline{\text{RAS}}$ to D <sub>IN</sub> Delay Time	13	-	15	-	18	-	ns	

**Write Cycle**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>WCS</sub>	Write Command Setup Time	0	-	0	-	0	-	ns	14,21
t <sub>WCH</sub>	Write Command Hold Time	7	-	10	-	13	-	ns	21
t <sub>WP</sub>	Write Command Pulse Width	7	-	10	-	10	-	ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	7	-	10	-	13	-	ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	7	-	10	-	13	-	ns	23
t <sub>DS</sub>	Data-in Setup Time	0	-	0	-	0	-	ns	15,23
t <sub>DH</sub>	Data-in Hold Time	7	-	10	-	13	-	ns	15,23

**Read-Modify-Write Cycle**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	111	-	136	-	161	-	ns	
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	67	-	79	-	92	-	ns	14
t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	30	-	34	-	40	-	ns	14
t <sub>AWD</sub>	Column Address to $\overline{\text{WE}}$ Delay Time	42	-	49	-	57	-	ns	14
t <sub>OEH</sub>	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	13	-	15	-	18	-	ns	

**Refresh Cycle**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>CSR</sub>	$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	5	-	5	-	5	-	§	21
t <sub>CHR</sub>	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	7	-	10	-	10	-	§	22
t <sub>RPC</sub>	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	-	5	-	5	-	§	21

**EDO Page Mode Cycle**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>HPC</sub>	EDO Page Mode Cycle Time	20	-	25	-	30	-	ns	25
t <sub>RASP</sub>	EDO Page Mode $\overline{\text{RAS}}$ Pulse Width	-	100,000	-	100,000	-	100,000	ns	16
t <sub>ACP</sub>	Access Time from $\overline{\text{CAS}}$ Precharge	-	30	-	35	-	40	ns	9,17,22
t <sub>RHCP</sub>	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	30	-	35	-	40	-	ns	
t <sub>DOH</sub>	Output data Hold Time from $\overline{\text{CAS}}$ low	3	-	3	-	3		ns	9
t <sub>COL</sub>	$\overline{\text{CAS}}$ Hold Time referred $\overline{\text{OE}}$	7	-	10	-	13		ns	
t <sub>COP</sub>	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Setup Time	5	-	5	-	5		ns	
t <sub>RCHP</sub>	Read command Hold Time from $\overline{\text{CAS}}$ Precharge	30	-	35	-	40		ns	

**EDO Page Mode Read-Modify-Write Cycle**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>HPRWC</sub>	EDO Page Mode Read-Modify-Write Cycle Time	57	-	68	-	79	-	ns	
t <sub>CPW</sub>	$\overline{\text{WE}}$ Delay Time from $\overline{\text{CAS}}$ Precharge	45	-	54	-	62	-	ns	14,22

**Refresh**

Symbol	Parameter	GM71C(S)18163 C/CL-5		GM71C(S)18163 C/CL-6		GM71C(S)18163 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>REF</sub>	Refresh period	-	16	-	16	-	16	ms	1024 cycles
t <sub>REF</sub>	Refresh period (L -Series)	-	128	-	128	-	128	ms	1024 cycles



**Self Refresh Mode ( L-version )**

Symbol	Parameter	GM71CS18163 CL-5		GM71CS18163 CL-6		GM71CS18163 CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t <sub>RASS</sub>	$\overline{\text{RAS}}$ Pulse Width(Self-Refresh)	100	-	100	-	100	-	us	29
t <sub>RPS</sub>	$\overline{\text{RAS}}$ Precharge Time(Self-Refresh)	90	-	110	-	130	-	ns	
t <sub>CHS</sub>	$\overline{\text{CAS}}$ Hold Time(Self-Refresh)	-50	-	-50	-	-50	-	ns	

**Notes :**


1. AC measurements assume  $t_T = 2 \text{ ns}$ .
2. An initial pause of 200us is required after power followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh).
3. Operation with the t<sub>RCd</sub>(max) limit insures that t<sub>RAc</sub>(max) can be met, t<sub>RCd</sub>(max) is specified as a reference point only; if t<sub>RCd</sub> is greater than the specified t<sub>RCd</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
4. Operation with the t<sub>RAd</sub>(max) limit insures that t<sub>RAc</sub>(max) can be met, t<sub>RAd</sub>(max) is specified as a reference point only; if t<sub>RAd</sub> is greater than the specified t<sub>RAd</sub>(max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
5. Either t<sub>ODD</sub> or t<sub>CDD</sub> must be satisfied.
6. Either t<sub>DZO</sub> or t<sub>DZC</sub> must be satisfied.
7. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
8. Assumes that t<sub>RCd</sub> <= t<sub>RCd</sub> (max) and t<sub>RAd</sub> <= t<sub>RAd</sub> (max). If t<sub>RCd</sub> or t<sub>RAd</sub> is greater than the maximum recommended value shown in this table, t<sub>RAc</sub> exceeds the value shown.
9. Measured with a load circuit equivalent to 1TTL loads and 100pF.
10. Assumes that t<sub>RCd</sub> >= t<sub>RCd</sub> (max) and t<sub>RAd</sub> <= t<sub>RAd</sub> (max).
11. Assumes that t<sub>RCd</sub> <= t<sub>RCd</sub> (max) and t<sub>RAd</sub> >= t<sub>RAd</sub> (max).
12. Either t<sub>rch</sub> or t<sub>rrh</sub> must be satisfied for a read cycles.
13. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14. t<sub>WCS</sub>, t<sub>TRWD</sub>, t<sub>TCWD</sub>, t<sub>TAWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> >= t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle; if t<sub>TRWD</sub>>=t<sub>TRWD</sub>(min), t<sub>TCWD</sub>>=t<sub>TCWD</sub>(min), and t<sub>TAWD</sub>>=t<sub>TAWD</sub>(min), or t<sub>CPW</sub>>=t<sub>CPW</sub>(min) t<sub>AWD</sub> >= t<sub>AWD</sub> (min) and t<sub>CPW</sub> >= t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

15. These parameters are referred to  $\overline{UCAS}$  and  $\overline{LCAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in delayed write or read-modify-write cycles.
16.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in EDO mode cycles.
17. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
18. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device. After  $\overline{RAS}$  is reset, if  $t_{OE} \geq t_{CWL}$ , the I/O pin will remain open circuit (high impedance): if  $t_{OE} \leq t_{CWL}$ , invalid data will be out at each I/O.
19. When both  $\overline{LCAS}$  and  $\overline{UCAS}$  go low at the same time, all 16-bits data are written into the device.  $\overline{LCAS}$  and  $\overline{UCAS}$  cannot be staggered within the same write/read cycles.
20. All the  $V_{CC}$  and  $V_{SS}$  pins shall be supplied with the same voltages.
21.  $t_{ASC}$ ,  $t_{CAH}$ ,  $t_{RCS}$ ,  $t_{WCS}$ ,  $t_{WCH}$ ,  $t_{CSR}$  and  $t_{RPC}$  are determined by the earlier falling edge of  $\overline{UCAS}$  or  $\overline{LCAS}$ .
22.  $t_{CRP}$ ,  $t_{CHR}$ ,  $t_{RCH}$ ,  $t_{ACP}$  and  $t_{CPW}$  are determined by the later rising edge of  $\overline{UCAS}$  or  $\overline{LCAS}$ .
23.  $t_{CWL}$ ,  $t_{DH}$ ,  $t_{DS}$  and  $t_{CHS}$  should be satisfied by both  $\overline{UCAS}$  and  $\overline{LCAS}$ .
24.  $t_{CP}$  is determined by the time that both  $\overline{UCAS}$  and  $\overline{LCAS}$  are high.
25.  $t_{HPC}(\min)$  can be achieved during a series of EDO page made write cycles or EDO mode write cycles. It both write and read operation are mixed in a EDO mode  $\overline{RAS}$  cycle (EDO mode mix cycle (1),(2)) minimum Value of  $\overline{CAS}$  cycle ( $t_{CAS} + t_{CP} + 2t$ ) becomes greater than the specified  $t_{HPC}(\min)$  value. The value of  $\overline{CAS}$  cycle time of mixed EDO mode is shown in EDO mode mix cycle (1) and (2).
26. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{CC}/V_{SS}$  line noise, which causes to degrade  $V_{IH \min}/V_{IL \max}$  level.
27. Data output turns off and becomes high impedance from later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$ . Hold time and turn off time are specified by the timing specification of later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$  between  $t_{OHR}$  and  $t_{OH}$ , and between  $t_{OFR}$  and  $t_{OFF}$ .
28. EDO Hi-Z control by  $\overline{OE}$  or  $\overline{WE}$ .  $\overline{OE}$  rising edge disables data outputs. When  $\overline{OE}$  goes high during  $\overline{CAS}$  high, the data will not come out until next  $\overline{CAS}$  access. When  $\overline{WE}$  goes low during  $\overline{CAS}$  high, the data will not come out until next  $\overline{CAS}$  access.
29. Please do not use  $t_{RASS}$  timing,  $10\mu s \leq t_{RASS} \leq 100\mu s$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{RASS} \geq 100\mu s$ , then  $\overline{RAS}$  precharge time should use  $t_{RPS}$  instead of  $t_{RP}$ .
30.  $\boxtimes$  H or L ( H :  $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ , L :  $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$  )


**Notes concerning 2CAS control**

Please do not separate the  $\overline{\text{UCAS}}$  /  $\overline{\text{LCAS}}$  operation timing intentionally. However skew between  $\overline{\text{UCAS}}$  /  $\overline{\text{LCAS}}$  are allowed under the following conditions.

1. Each of the  $\overline{\text{UCAS}}$  /  $\overline{\text{LCAS}}$  should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed, such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition ( $t_{cp} < t_{UL}$ ) is satisfied, EDO page mode can be performed.



4. Byte control operation by remaining  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  high is guaranteed.





\*  : Don't care

\*\*  $\overline{OE}$  : Don't care

\*\*\*  $t_{wCS} \geq t_{wCS}(\text{min})$

FIGURE 2. EARLY WRITE CYCLE




FIGURE 3. DELAYED WRITE CYCLE

\*Note : In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device. After  $\overline{RAS}$  is reset, if  $t_{OEH} \geq t_{cwl}$ , the I/O pin will remain open circuit (high impedance); if  $t_{OEH} < t_{cwl}$ , invalid data will be out at each I/O.




FIGURE 4. READ MODIFY WRITE CYCLE

\*Note : In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device. After  $\overline{RAS}$  is reset, if  $t_{OEH} > t_{CWL}$ , the I/O pin will remain open circuit (high impedance); if  $t_{OEH} \leq t_{CWL}$ , invalid data will be out at each I/O.





FIGURE 5.  $\overline{RAS}$  ONLY REFRESH CYCLE





\*  : Don't care

\*\*  $\overline{OE}$ ,  $\overline{WE}$  : Don't care

FIGURE 6.  $\overline{CAS}$  BEFORE  $\overline{RAS}$  REFRESH CYCLE




FIGURE 7. HIDDEN REFRESH CYCLE




FIGURE 8. EXTENDED DATA OUT MODE READ CYCLE






FIGURE 10. EXTENDED DATA OUT MODE READ CYCLE (2CAS TYPE)




FIGURE 11. EXTENDED DATA OUT MODE EARLY WRITE CYCLE














\*  : Don't care

\*\* Address,  $\overline{OE}$ ,  $\overline{WE}$  : Don't care

The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not  $t_{RASS}$  timing,  $10\mu s \leq t_{RASS} \leq 100\mu s$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{RASS} \geq 100\mu s$ , then  $\overline{RAS}$  precharge time should use  $t_{RPS}$  instead of  $t_{RP}$ .
2. If you use  $\overline{RAS}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1024 or 4096 cycles of distributed CBR refresh with 15.6 $\mu s$  interval should be executed within 16ms or 64ms<sup>\*1</sup> immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with 15.6 $\mu s$  interval in normal read/write cycle, CBR refresh should be executed within 15.6 $\mu s$  immediately after exiting from and before entering into the self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.


\* Note 1 : GM71C(V)16163 ( 4096 Refresh Cycles / 64ms )  
GM71C(V)18163 ( 1024 Refresh Cycles / 16ms )

FIGURE 16. SELF-REFRESH CYCLE

**Package Dimension**

Unit: Inches (mm)

**42 SOJ**



**44(50) TSOP I**

