



Integrated Device Technology, Inc.

# FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS

**IDT54/74FCT245/A/C**  
**IDT54/74FCT640/A/C**  
**IDT54/74FCT645/A/C**

## FEATURES:


- IDT54/74FCT245/640/645 equivalent to FAST™ speed and drive
- **IDT54/74FCT245A/640A/645A 25% faster than FAST**
- **IDT54/74FCT245C/640C/645C 40% faster than FAST**
- TTL input and output level compatible
- CMOS output level compatible
- IOL = 64mA (commercial) and 48mA (military)
- Input current levels only 5µA max.
- CMOS power levels (2.5mW typical static)
- Direction control and over-riding 3-state control
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed
- Meets or exceeds JEDEC Standard 18 specifications

## DESCRIPTION:

The IDT octal bidirectional transceivers are built using an advanced dual metal CMOS technology. The IDT54/74FCT245/A/C, IDT54/74FCT640/A/C and IDT54/74FCT645/A/C are designed for asynchronous two-way communication between data buses. The transmit/receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports, and receive (active LOW) from B ports to A ports. The output enable (OE) input, when HIGH, disables both A and B ports by placing them in High-Z condition.

The IDT54/74FCT245/A/C and IDT54/74FCT645/A/C transceivers have non-inverting outputs. The IDT54/74FCT640/A/C has inverting outputs.


## FUNCTIONAL BLOCK DIAGRAM




2534 drw 02

- NOTES:**
1. FCT245, 645 are noninverting options.
  2. FCT640 is the inverting option.

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK  
TOP VIEW



LCC  
TOP VIEW

2534 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
FAST is a registered trademark of National Semiconductor Co

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**MAY 1992**

**PIN DESCRIPTION**

Pin Names	Description
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A0-A7	Side A Inputs or 3-State Outputs
B0-B7	Side B Inputs or 3-State Outputs

2534 tbl 05

**FUNCTION TABLE<sup>(2)</sup>**

Inputs		Outputs
OE	T/R	
L	L	Bus B Data to Bus A <sup>(1)</sup>
L	H	Bus A Data to Bus B <sup>(1)</sup>
H	X	High Z State

2534 tbl 06

**NOTES:**

- 640 is inverting from input to output.
- H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC	-0.5 to VCC	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

2534 tbl 01

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- Inputs and Vcc terminals.
- Outputs and I/O terminals.

**CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
CIO	I/O Capacitance	VOUT = 0V	8	12	pF

2534 tbl 02

**NOTE:**

- This parameter is measured at characterization but not tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:  $V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

Commercial:  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5.0V \pm 5\%$ ; Military:  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current (Except I/O pins)	$V_{CC} = \text{Max}$ $V_I = V_{CC}$ $V_I = 2.7V$	—	—	5	$\mu A$	
$I_{IL}$	Input LOW Current (Except I/O pins)		—	—	$-5^{(4)}$		
$I_{IH}$	Input HIGH Current (I/O pins only)	$V_{CC} = \text{Max}$ $V_I = V_{CC}$ $V_I = 2.7V$	—	—	15	$\mu A$	
$I_{IL}$	Input LOW Current (I/O pins only)		—	—	$-15^{(4)}$		
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}$ , $I_N = -18mA$	—	-0.7	-1.2	V	
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$ , $V_O = \text{GND}$	-60	-120	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3V$ , $V_{IN} = V_{LC}$ or $V_{HC}$ , $I_{OH} = -32\mu A$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -300\mu A$	$V_{HC}$	$V_{CC}$		—
		$I_{OH} = -12mA \text{ MIL.}$ $I_{OH} = -15mA \text{ COM'L.}$	2.4	4.3	—		
$V_{OL}$	Output LOW Voltage (Port A and Port B)	$V_{CC} = 3V$ , $V_{IN} = V_{LC}$ or $V_{HC}$ , $I_{OL} = 300\mu A$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 300\mu A$	—	GND		$V_{LC}^{(4)}$
		$I_{OL} = 48mA \text{ MIL.}$ $I_{OL} = 64mA \text{ COM'L.}$	—	0.3	0.55		

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
  - Typical values are at  $V_{CC} = 5.0V$ ,  $+25^{\circ}C$  ambient and maximum loading.
  - Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
  - This parameter is guaranteed but not tested.

2534 tbl 03



**POWER SUPPLY CHARACTERISTICS**

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> ; V <sub>IN</sub> ≤ V <sub>LC</sub>		—	0.5	1.5	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(3)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	V <sub>CC</sub> = Max. Outputs Open OE = GND T/R = GND or V <sub>CC</sub> One Input Toggling 50% Duty Cycle	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max. Outputs Open f <sub>i</sub> = 10MHz 50% Duty Cycle T/R = OE = GND One Bit Toggling	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub> (FCT)	—	2.0	4.0	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	2.3	5.0	
		V <sub>CC</sub> = Max. Outputs Open f <sub>i</sub> = 2.5MHz 50% Duty Cycle T/R = OE = GND Eight Bits Toggling	V <sub>IN</sub> ≥ V <sub>HC</sub> V <sub>IN</sub> ≤ V <sub>LC</sub> (FCT)	—	3.5	6.5 <sup>(5)</sup>	
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	—	5.5	14.5 <sup>(5)</sup>	

2534 tbl 04

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>CC</sub> D<sub>H</sub> N<sub>T</sub> + I<sub>CCD</sub> (f<sub>CP</sub>/2 + f<sub>i</sub> N<sub>i</sub>)  
 I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in millamps and all frequencies are in megahertz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT245/A/C**

Symbol	Parameter	Condition <sup>(1)</sup>	54/74FCT245				54/74FCT245A				54/74FCT245C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50 pF RL = 500Ω	1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9	1.5	4.1	1.5	4.5	ns
tPZH tPZL	Output Enable Time OE to A or B		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time OE to A or B		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output Enable Time T/R to A or B <sup>(3)</sup>		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time T/R to A or B <sup>(3)</sup>		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns

2534 tbl 07

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT640/A/C**

Symbol	Parameter	Condition <sup>(1)</sup>	54/74FCT640				54/74FCT640A				54/74FCT640C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50 pF RL = 500Ω	2.0	7.0	2.0	8.0	1.5	5.0	1.5	5.3	1.5	4.4	1.5	4.7	ns
tPZH tPZL	Output Enable Time OE to A or B		2.0	13.0	2.0	16.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time OE to A or B		2.0	10.0	2.0	12.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output Enable Time T/R to A or B <sup>(3)</sup>		2.0	13.0	2.0	16.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time T/R to A or B <sup>(3)</sup>		2.0	10.0	2.0	12.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns

2534 tbl 08

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT645/A/C**

Symbol	Parameter	Condition <sup>(1)</sup>	54/74FCT645				54/74FCT645A				54/74FCT645C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50 pF RL = 500Ω	1.5	9.5	1.5	11.0	1.5	4.6	1.5	4.9	1.5	4.1	1.5	4.5	ns
tPZH tPZL	Output Enable Time OE to A or B		1.5	11.0	1.5	12.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time OE to A or B		1.5	12.0	1.5	13.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output Enable Time T/R to A or B <sup>(3)</sup>		1.5	11.0	1.5	12.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time T/R to A or B <sup>(3)</sup>		1.5	12.0	1.5	13.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns

**NOTES:**


1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

2534 tbl 09



## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2534 tbi 08


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES




#### NOTES

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz; Zo  $\leq$  50Ω;  $t_f \leq$  2.5ns;  $t_r \leq$  2.5ns.

2534 drw 04

ORDERING INFORMATION



2534 drw 03