								F	REVISI	IONS										
LTR					D	ESCR	RIPTIO	N					D/	ATE (Y	/R-MO-E	DA)		APPF	ROVED	)
D	9. A	dd CA	GÉ 52		as soui	rce of	3 and supply					and	94-	-06-24			M.A. Frye			
E	Chai	nges i	n accc	ordanc	e with	NOR	5962-F	२२५७-६	94.				94-08-08			M.A. Frye				
F	15 th type	hrough	n 18 ar nd CAC	nd CA	GE 65	342 as	ons to t s sourc æ of su	ce of s	upply.	Add o	device	•	95-11-17				M.A. Frye			
G	Cha	nges i	n accc	ordanc	e with	NOR	5962-F	२०७७-६	96				96-04-11			M./	M.A. Frye			
Н	Cha	hanges in accordance with NOR 5962-R122-96									96-	05-06			M./	A. Frye	3			
J	Char	nges i	n accc	ordanc	e with	NOR	5962-F	२२३७-५	97				97-	03-31			Ra	y Mon	nin	
К							outline s "Z" a			ted ter	minal		97-	-08-27			Ra	ymonc	l Monr	nin
L	Added pin 1 index indicator for case outlines "N" ksr								00-	·10-17			Ra	ymonc	d Monr	nin				
REV			<b></b>												[			[		
SHEET																				
REV	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32		
REV STATUS OF SHEETS	-		<u> </u>	RE\ SHE	V EET		L 1	L 2	L 3	L 4	L 5	L 6	L 7	L 8	L 9	L 10	L 11	L 12	L 13	L 14
PMIC N/A				PRE	PARE Jeffer		Bowling	3				DEF			PLY C JS, OF			LUMB	us	<u></u>
MICRO	CIR	CUI	т	CHE	CKED Ray	) BY Monni	n													
AVA	THIS DRAWING IS AVAILABLE FOR USE BY ALL APPROVED BY Michael A. Frye ACCESS M											OM								
AND AGEN DEPARTMEN	ICIES	OF TH			_	92-0	ROVA )9-30	L DAT	E	SI	ZE A		GE CO			59	62-92153			
AMSC	N/A			REV	ISION/	I LEVE L				SHE	_	1		OF	32	2				

DSCC FORM 2233


APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

### 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number 1</u> /	Circuit function	Input/output levels	Chip enable 2/	Access time
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19		32K X 8 CMOS SRAM 32K X 8 CMOS SRAM	CMOS TTL CMOS TTL CMOS TTL CMOS TTL CMOS TTL CMOS TTL CMOS TTL CMOS TTL CMOS TTL CMOS	Dual Dual Dual Dual Dual Dual Single Single Dual Dual Dual Single Single Dual Dual Dual Dual Dual Dual Dual Dual	60 ns 60 ns 40 ns 40 ns 60 ns 60 ns 40 ns 40 ns 55 ns 55 ns 55 ns 55 ns 30 ns 30 ns 70 ns 70 ns 70 ns 70 ns 70 ns
1.2.3 <u>Device</u> follows:	<u>class designator</u> . The de	evice class designator sh	nall be a single letter	identifying the pro	oduct assurance level as
Device	<u>class</u>	Device requirements	documentation		
М		Vendor self-certification class level B microcire			33 compliant, non-JAN 35, appendix A
Q or	V	Certification and qual	ification to MIL-PRF-	38535	
document ar	bers are listed on the Sta nd will also be listed in QN /pe, when ordered in case	/IL-38535.	• • • •	Bulletin at the er	nd of this

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE <b>A</b>		5962-92153
		REVISION LEVEL L	SHEET <b>2</b>

1.2.4 Case outline(s). The case outlines shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
X	See figure 1	36	Flat pack
Y	See figure 1	40	Flat pack
Z	See figure 1	36	Flat pack
U	See figure 1	36	Flat pack
Т	See figure 1	36	Flat pack
М	GDIP1-T28 or CDIP2-T28	28	Dual-in-line
Ν	See figure 1	36	Flat pack
9	See figure 1	28	Flat pack
4	See figure 1	36	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 3/4/

$\begin{array}{c} \text{Supply voltage range (V_{CC})} &$	+250°C 3.3°C/watt 2.2°C/watt. 10°C/watt See MIL-STD-1835 2.1°C/watt 1.8°C/watt -0.3 V dc to V <sub>CC</sub> + 0.3 V dc
1.4 Recommended operating conditions.	
Supply voltage range ( $V_{CC}$ )	-0.3 V dc to 1.5 V dc -0.3 V dc to 0.3 x V <sub>CC</sub> -0.3 V dc to 0.8 V dc
1.5 <u>Digital logic testing for device classes Q and V</u> .	

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) ------ 100 percent

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

3/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<u>4</u>/ All voltages referenced to  $V_{SS}$  ( $V_{SS}$  = ground), unless otherwise specified. <u>5</u>/ Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE <b>A</b>		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET <b>3</b>

## SPECIFICATION

### MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### STANDARDS

#### MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

#### HANDBOOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standardized Military Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issue of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103).

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standard Test Procedure for the Characterization of LATCH-UP in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE <b>A</b>		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET <b>4</b>

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.

3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as specified on figure 6.

3.2.5 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

3.2.6 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-PRF-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-PRF-38535 for classes Q and V. Samples may be pulled any time after seal.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).

# 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE <b>A</b>		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET 5

		TABLE IA. Electrical pe	rformanc	ce characte	ristics.			
Test	Symbol	Conditions <u>1/</u>		Group A subgroups	Device	Lir	nits	Unit
		$\begin{array}{l} -55^\circ C \leq T_C \leq +125^\circ C \\ 4.5V \leq V_{CC} \leq 5.5V \\ \text{unless otherwise specif} \end{array}$	, ied	subgroups	s type	Min	Max	
High level output voltage	v <sub>он</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA, V <sub>IL</sub> = 1.5 V, V <sub>IH</sub> = 3.5 V		1,2,3	01,13	2.4		V
					03	4.2		-
		$V_{CC} = 4.5 \text{ V}, I_{OH} = -5 \text{ mA},$ $V_{IL} = 1.35 \text{ V}, V_{IH} = 3.15 \text{ V}$			05,07, 19	4.2		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -200 μA V <sub>II</sub> = 1.5 V, V <sub>IH</sub> = 3.5 V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -200 μA, V <sub>II</sub> = 1.5 V, V <sub>IH</sub> = 3.5 V		09,11, 15,17	4.45		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA, V <sub>II</sub> = 0.8 V, V <sub>IH</sub> = 2.2 V			06,08	4.2		_
		v <sub>IL</sub> = 0.8 v, v <sub>IH</sub> = 2.2 v			02,04, 10,12, 14,16, 18	2.4		
			M,D, L,R, F,G, H	1 <u>2</u> /	10	<u>3</u> /		v
Low level output voltage	V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V}, \text{ I}_{OL} = 8 \text{ mA}, $ V <sub>IL</sub> = 1.5 V, V <sub>IH</sub> = 3.5 V	•	1,2,3	01-03, 13		0.4	V
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 10 mA, V <sub>IL</sub> = 1.35 V, V <sub>IH</sub> = 3.15 V			05,07, 19		0.4	
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 200 µA, V <sub>IL</sub> = 1.5 V, V <sub>IH</sub> = 3.5 V			09,11, 15,17		0.05	
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.2 V			04,06, 08,10, 12,14, 16,18		0.4	
			M,D, L,R, F,G, H	1 <u>2</u> /			<u>3</u> /	V
Input leakage current	I <sub>ILK</sub>	$V_{CC} = 5.5 \text{ V},$ $V_{IN} = 0.0 \text{ V}$ to 5.5 V, all other pins at 0.0 V		1,2,3	01-08, 13,14 19	-5	5	μA
			_		09-12, 15-18	-10	10	
			M,D, L,R, F,G, H	1 <u>2</u> /		<u>3</u> /	<u>3</u> /	μA
Output leakage current	I <sub>OLK</sub>	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0.0 V to 5.5 V,	<u> </u>	1,2,3	All	-10	10	μA
		all other pins at 0.0 V	M,D, L,R, F,G H	1 <u>2</u> /		<u>3</u> /	<u>3</u> /	μΑ
See footnotes at end of	table.							
		DRAWING		ZE <b>A</b>			596	2-92153
DEFENSE SU COLU			REVISION L		SHEE	г <b>6</b>		

	T	ABLE IA. Electrical performa	ince cha	racteristics	- Continued			
Test	Symbol	$\begin{array}{rl} & \text{Conditions} & \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ & 4.5 \ V \leq V_{CC} \leq 5.5 \ V\\ & \text{unless otherwise specified} \end{array}$	Ç	Group A subgroups	Device type	Limits Min Max		Unit
			ied					<b></b>
Data retention voltage	V <sub>DR</sub>	V <sub>CC</sub> = 2.5 V	M,D,	1,2,3	All	2.5	-	V
			L,R, F,G, H	<u>2</u> /		<u>3</u> /		v
Operating supply current	I <sub>CC1</sub>	$\frac{V_{CC}}{S} = 5.5 \text{ V}, \text{ f} = \text{f}_{MAX} \frac{4}{2},$ S = GND, E = V <sub>CC</sub> , no output loading	-	1,2,3	07,08, 13,14		180	mA
canon					01-06 09-12,		130	-
					15-18		120	
			M,D,	1	19		202	
			L,R, F,G, H	<u>2</u> /			<u>3</u> /	mA
Supply current	I <sub>CC2</sub>	$V_{CC} = 5.5 \text{ V}, \text{ f} = \text{f}_{MAX} \frac{4}{2},$ $\overline{S} = V_{CC}, \text{ E} = \text{GND}$		1,2,3	01,02, 13,14		2	mA
(deselected)		$S = V_{CC}, E = GND^{*}$			03-12, 15-19		1.2	
			M,D, L,R, F,G, H	1 <u>2</u> /			<u>3</u> /	mA
Supply current	I <sub>CC3</sub>	V <sub>CC</sub> = 5.5 V, f = 0.0 MHz, S = V <sub>CC</sub> , E = GND		1,2,3	01,02, 13,14		2	mA
(standby) S	$S = V_{CC}, E = GND$			03-12, 15-19		1.2		
			M,D, L,R, F,G, H	1 <u>2</u> /			<u>3</u> /	mA
Data retention current	I <sub>CC4</sub>	V <sub>CC</sub> = 2.5 V		1,2,3	01,02, 13,14		1	mA
			<b>1</b>		03-12, 15-19		0.4	
			M,D, L,R, F,G, H	1 <u>2</u> /			<u>3</u> /	mA
Input capacitance	с <sub>IN</sub>	V <sub>1</sub> = 5.0 V or 0.0 V,		4	01-04, 13,14		4	pF
<u>5</u> /	IIN	V <sub>I</sub> = 5.0 V or 0.0 V, T <sub>A</sub> = +25°C, (see 4.4.1e) f = 1.0 MHz			05-08, 19		6	1 "
					09-12, 15-18		20	1
Output capacitance	с <sub>оит</sub>	V <sub>O</sub> = 5.0 V or 0.0 V,		4	01-04, 13,14		7	pF
<u>5</u> /		V <sub>O</sub> = 5.0 V or 0.0 V, T <sub>A</sub> = +25°C, (see 4.4.1e) f = 1.0 MHz			05-08, 19		8	1
					09-12, 15-18		20	1
See footnotes at end of	table.							
MICRC DEFENSE SUI		IZE <b>A</b>			596	2-92153		
COLU		F	REVISION L		SHEE	г 7		

Test	Symbol	Conditions <u>1/</u> -55°C < T⊂ < +12	5°C	Group A C subgroups			mits	Unit
		-55°C ≤ T <sub>C</sub> ≤ +12 4.5 V ≤ V <sub>CC</sub> ≤ 5. unless otherwise spe	5 V ecified	oung:oupo	type	Min	Max	
Functional tests		See 4.4.1c		7,8A,8B	All			
			M,D, L,R, F,G, H	7 <u>2</u> /		<u>3</u> /		
		Re	ad cycle					
Read cycle time	<sup>t</sup> AVAV			9,10,11	01,02	60		ns
					03-08	40		
					09-12, 15-18	55		
					13,14	30		
					19	35		
			M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns
Address access time	<sup>t</sup> AVQV			9,10,11	01,02		60	ns
	AVQV				03-08		40	
					09-12, 15-18		55	
					13,14		30	1
					19		35	
			M,D, L,R, F,G, H	9 <u>2</u> /			<u>3</u> /	ns
Chip enable/select	truov			9,10,11	01,02		60	ns
access time	<sup>t</sup> EHQV <sup>t</sup> SLQV			0,10,11	03-08		40	1
					09-12, 15-18		55	
					13,14		30	
					19		35	1
			M,D,	9	10			
			L,R, F,G, H	<u>2</u> /			<u>3</u> /	ns
See footnotes at end of	table.							
STANDARD MICROCIRCUIT DRAWING		DRAWING		ZE <b>A</b>			596	2-9215
	PPLY CEN IMBUS, OI	ITER COLUMBUS HIO 43216		F	REVISION	EVEL	SHEE	т
					L			8

formance cha	racteristics	- Continued				
<u>1/</u> 125°C	Group A subgroups	Device s type	Lin Min	nits Max	Unit	
125°C 5.5 V specified			Null 1	Max		
	9,10,11	01-18	5		ns	
		19	5.5			
M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns	
	9,10,11	01,03, 09-12, 14-18		15	ns	
		02,04		18		
		05-08, 19		10		
		13		12		
M,D, L,R, F,G, R	9 <u>2</u> /			<u>3</u> /	ns	
ĸ	9,10,11	01-08, 13,14, 19	3		ns	
		09-12, 15-18	0		1	
M,D, L,R, F,G,	9 <u>2</u> /	13-10	<u>3</u> /		ns	
H	9,10,11	01-04, 13,14	3		ns	
	0,10,11	05-12, 15-19	0		110	
M,D, L,R, F,G, H	9 <u>2</u> /	13-13	<u>3</u> /		ns	
I	9,10,11	01-04		15	ns	
		13,14		12		
		05-08, 19		15		
		09-12, 15-18		20		
M,D, L,R, F,G,	9 <u>2</u> /	13-10		<u>3</u> /	ns	
]H						
	A				5962-92153	
		SIZE A	A REVISION L		A 596 REVISION LEVEL SHEE	

	TAE	BLE IA. Electrical perform	mance cha	racteristics	- Continued				
Test	Symbol	Conditions <u>1</u> / -55°C ≤ T <sub>C</sub> ≤ +125 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 unless otherwise spe	S°C V	Group A subgroups	Device type	Lir Min	nits Max	Unit	
	- <u> </u>		cified	0.40.44	04.04		45		
Output enable to output disable	<sup>t</sup> GHQZ	<u>6</u> /		9,10,11	01-04		15	ns	
				_	13,14 05-08,		12	_	
		<u>7</u> /			19 09-12,		10	-	
			M,D,	9	15-18		15		
			L,R, F,G, H	9 <u>2</u> /			<u>3</u> /	ns	
		Wr	ite cycle						
Write enable to	<sup>t</sup> WLQZ	<u>6</u> /		9,10,11	01-04,		15	ns	
output disable					13,14		12		
		<u>Z</u> /			05-08, 19		10		
					09-12		20		
			_		15-18		25		
			M,D L,R, F,G, H	9 <u>2</u> /			<u>3</u> /	ns	
Dete estur to and	4			0.40.44	01,02,	40			
Data setup to end of write	<sup>t</sup> DVWH			9,10,11	09-12 05,06,	40		ns	
					15-18 03,04,	50		_	
					07,08	30		-	
					13,14 19	25 27		-	
			M,D, L,R, F,G,	9 <u>2</u> /	19	<u>3</u> /		ns	
Data hold after end of write	t <sub>WHDX</sub>		H	9,10,11	01,02, 04, 09-12	5		ns	
					03,13,	2		1	
					14 05-08,	3 0		1	
			M,D,	9	15-19				
			L,R, F,G, H	<u>2</u> /		<u>3</u> /		ns	
See footnotes at end c	of table.								
	STANDARI OCIRCUIT DI UPPLY CENT			ZE <b>A</b>			596	2-92153	
	UMBUS, OHI			F	REVISION I		SHEE	SHEET 10	

Test	Symbol	Conditions $\frac{1}{55^{\circ}C}$		Group A subgroups	Device type	Limits		Unit
		$\begin{array}{c} -55^{\circ}C \leq T_C \leq +125\\ 4.5 \ V \leq V_{CC} \leq 5.5\\ \text{unless otherwise spece} \end{array}$	V vified	Subgroups	iype	Min	Max	
Dutput active after	<sup>t</sup> WHQX			9,10,11	01,02	3		ns
end of write					03,04, 13,14	1		
					05-08, 19	5		1
					09-12, 15-18	0		
			M,D,	9				
			L,R, F,G, H	<u>2</u> /		<u>3</u> /		ns
Nrite cycle time	t <sub>AVAV</sub>			9,10,11	01,02, 05,06	60		ns
	<u>8</u> /				09-12	55		
					03,04, 07,08	40		
					13,14, 19	35		
					15-18	70		
			M,D, L,R, F,G,	9 <u>2</u> /		<u>3</u> /		ns
Chip enable/select	touwu		Η̈́	9,10,11	01,02, 05,06	55		ns
to end of write	<sup>t</sup> SLWH <sup>t</sup> EHWH			-,,	09-12	50		1
					03,04, 07,08	35		
					13,14	30		-
					15-18	65		
			_		19	32		
			M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns
Address setup to	<sup>t</sup> AVWH			9,10,11	01,02, 05,06	55		ns
end of write					09-12	40		
					03,04, 07,08	35		
					13,14, 19	30		]
					15-18	50		1
			M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns
See footnotes at end o	of table.		<u> </u> H	ļ	1	1	1	<u> </u>
	STANDARI OCIRCUIT DI	RAWING		ZE A			596	2-9215
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216				REVISION		SHEE		

	TAF	BLE IA. Electrical performance cha	racteristics -	Continued			
Test	Symbol	$\begin{array}{c} Conditions  \underline{1}/\\ -55^\circ C \ \leq \ T_C \ \leq \ +125^\circ C\\ 4.5 \ V \ \leq \ V_{CC} \ \leq \ 5.5 \ V\\ unless \ otherwise \ specified \end{array}$	Group A subgroups	Device type	Lin Min	nits Max	Unit
Address setup to start of write	<sup>t</sup> AVWL		9,10,11	All	0		ns
		M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns
Write pulse width	<sup>t</sup> wlwh		9,10,11	01,02, 05,06	55		ns
				03,04, 07,08	35		]
				09-12	40		
				13,14, 19	30		
				15-18	50		l
		M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns
Address hold after end of Write	<sup>t</sup> WHAX		9,10,11	All	0		ns
		M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns
Write disable pulse width	<sup>t</sup> WHWL		9,10,11	All	5		ns
		M,D, L,R, F,G, H	9 <u>2</u> /		<u>3</u> /		ns

AC measurements assume transition times  $\leq$  2 ns/volt for device type 01 and  $\leq$  5 ns for all other device types. For output load circuit, see figure 4 and for timing waveforms, see figure 5. <u>1</u>/

When performing postirradiation electrical measurements for any RHA level  $T_A = +25^{\circ}C$ . Limits shown are guaranteed at  $T_A = +25^{\circ}C \pm 5^{\circ}C$ . The M, D, L, R, F, G, and H in the test condition column are the postirradiation limits for the device types specified in the device types column. Preirradiation values for RHA marked devices shall also be the postirradiation values, unless otherwise specified.  $f_{MAX} = 1/t_{AVAV}$  (minimum). For devices 05-08 and 19 only,  $f_{MAX} = 1/t_{AVAV}$  (minimum write cycle time). Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table 14. <u>2</u>/

<u>3</u>/

<u>4</u>/ <u>5</u>/ guaranteed to the limits specified in table IA. Transition is measured  $\pm 500$  mV from steady-state voltage.

<u>6/</u> <u>7/</u> <u>8</u>/

Transition is measured ±400 mV from steady-state voltage.

Outputs disabled for device types 05-12 and 15-19.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE A		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET 12

TABLE IB. SEP test limits. 1/2/

Device type	T <sub>A</sub> = Temperature	Memory pattern	V <sub>CC</sub> = 4.5 \	/	Bias for latch-up test V <sub>CC</sub> = 5.5 V
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	±10°C <u>3</u> /	Perior	Effective LET no upsets [MEV/(mg/cm <sup>2</sup> )]	Maximum device cross section (cm <sup>2</sup> ) (LET = 120)	no Tatch-up LET = <u>3</u> /
01-04, 13,14	+125°C	<u>4</u> /	≥ <b>120</b>	≤ <b>0.00262</b>	≥ 120
05,06	+125°C	<u>4</u> /	≥ 50	≤ <b>0.0319</b>	≥ <b>120</b>
07,08	+125°C	<u>4</u> /	≥ <b>28</b>	≤ 0.0319	≥ <b>120</b>
09-12, 15-18	+125°C	<u>4</u> /	≥ <b>45</b>	< <b>0.1</b>	≥ <b>120</b>
19	+125°C	<u>4</u> /	≥ <b>10</b>	≤ <b>0.0319</b>	≥ <b>120</b>

<u>1/</u> <u>2</u>/


For SEP test conditions, see 4.4.4 herein. Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity. Worst case temperature  $T_A = +125$  °C. Testing shall be performed using checkerboard and checkerboard bar test patterns. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 4.1 herein). <u>3/</u> 4/

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE <b>A</b>		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET 13


.ine	Test			groups rdance with i35, table III)
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1,7,9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

1/ Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.
4/ \* indicates PDA applies to subgroup 1 and 7.
5/ \*\* see 4.4.1e.
6/ See 4.4.1d.
7/ Δ indicates delta limit (see table IIB) shall be required where specified, a computed with reference to the provious interim electrical parameters (a)  $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1). For device class V performance of delta limits shall be as specified in the manufacturer's QM plan.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE A		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET 14





APR 97




Case	e Z, 4			
INDEX AREA E D G G TOP				
		NON-CONDUCTIV TIE-BAR	ΥE	
		\$1 <u>↑</u>		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Symbol         M           L         .2           M         .0           O         P           Q         .0           R         .1           S1         .1           T         U           V         W           Y         Y	Inches           Iin         Max           270         .300           005         .011           0.090 REF         .0015 REF           040         .060           0.075 REF         .033           0.050 REF         0.030 REF           0.030 REF         0.030 REF           0.0400 REF         0.005 REF           0.005 REF         0.005 REF	2.29 REF 0.38 REF 1.02 1.5 1.91 REF 2.62 3.7 1.27 REF 0.76 REF 2.03 REF 0.13 REF 10.16 REF	52 28 52 12 12
FIGURE 1. <u>Case or</u> STANDARD	utlines - Continu	ied.		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	A	REVISION I		5962-92153 SHEET 17







APR 97



STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE <b>A</b>		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET <b>21</b>

Device type				All			
Case outline	Z, U	4	Х, Т	Y	М	N	9
Terminal no.			L	Terminal s	ymbol	1	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 3 24 25 26 27 28 29 30 31 32 33 4 35 36 37 38 39 40 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P10 P11 P2 P3 P4 P5 P6 P7 P11 P12 P3 P4 P11 P12 P3 P4 P11 P12 P3 P4 P11 P12 P3 P4 P11 P12 P12	D C 4 2 N C 5 4 3 2 1 0 0 1 2 N C 5 2 N C 7 1 0 1 9 8 3 N C 7 1 1 1 2 C 7 2 C 7 2 C 7 2 C N C 7 2 C 7	D C 4 2 N C 5 4 3 2 1 S C 7 N C 7	GND VC1 A010 A7811234123 A1023 VGND VGND VGND VGND VGND VGND VGND VGND	NC GND VC1 A010 A78112 A10123 A10123 A10123 VCD VC2 NC CD VC2 VC2 VC2 VC2 VC2 VC2 VC2 VC2 VC2 VC2	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	GND VC1 A00 A78112 A10123 CDD VC45678 VGN VCN VC0078 VGN VC0 VC0 VC0 VC0 VC0 VC0 VC0 VC0 VC0 VC0	A14 A7 A65 A32 A0012D 34567 0 11 WON 0012D 34567 0 11 WON 0012D 34567 0 11 S AG A983 VC S AG A983 VC S C VC S C C C C C C C C C C C C C C C C C C
STA	NDARD			SIZE			
MICROCIRCUIT DRAWING FENSE SUPPLY CENTER COLUMBUS			Α			5962-	

L


22

		Power				
Mode	(see note 3) E	S	W	G	I/O	
WRITE	HIGH	LOW	LOW	DON'T CARE	DATA-IN	ACTIVE
READ	HIGH	LOW	HIGH	LOW	DATA-OUT	ACTIVE
STANDBY	DON'T CARE	HIGH	DON'T CARE	DON'T CARE	HIGH-Z	STANDBY
STANDBY (see note 4)	LOW	DON'T CARE	DON'T CARE	DON'T CARE	HIGH-Z	STANDBY

NOTES:

- V<sub>IN</sub> for Don't Care inputs = V<sub>IL</sub> OR V<sub>IH</sub>.
   When G = high, I/O is High-Z.
   E does not apply to devices in case outlines "M" or "9".
   When in standby mode, S = V<sub>CC</sub> and E = GND input levels to dissipate minimum standby power. All other input levels may float levels may float.






AC test conditions	AC	test	cond	itions
--------------------	----	------	------	--------


	Device types				
	01,13	02,03,05,07,09,11,15,17,19	04,06,08,10,12,14,16,18		
Input pulse levels Input rise/fall times Input timing reference Output timing reference	0.0 V to V <sub>CC</sub> ≤ 2.0 ns/volt 2.5 volts 2.5 volts	0.5 V to V <sub>CC</sub> - 0.5 V	0 V to 3 V ≤ 5 ns 1.5 V 1.5 V		


NOTES: Capacitance includes scope and jig (minimum values). Circuit A applies to device types 01, 03, and 13. Circuit B applies to device types 02, 04, 09-12, and 14-18, with  $V_1 = 5.0$  V,  $R_1 = 480 \Omega$ ,  $R_2 = 255 \Omega$ . For device types 05-08 and 19,  $V_1 = 2.9$  V,  $R_1 = 249 \Omega$ ,  $R_2$  is open (no resistor).

FIGURE 4. Output load circuit (see note).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE <b>A</b>		5962-92153
		REVISION LEVEL L	SHEET 23







## TABLE IIB. Delta limits at +25°C.

	Device types
Test <u>1</u> /	All
I <sub>CC3</sub> standby	±10% of specified value in table IA
I <sub>ILK</sub> , I <sub>OLK</sub>	±10% of specified value in table IA

1/ The above parameters shall be recorded before and after the required burn-in and life tests to determine the delta.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

## 4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
- c. Interim and final electrical parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-PRF-38535.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table IIA herein.

b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE <b>A</b>		5962-92153
		REVISION LEVEL L	SHEET <b>27</b>

- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b.  $T_A = +125 \degree C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25$  °C  $\pm 5$  °C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.

4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on all devices requiring a RHA level greater than 5K rads(Si). The post-anneal end point electrical parameter limits shall be as specified in table IA herein and shall be the preirradiation end point electrical parameter limit at  $25^{\circ}C \pm 5^{\circ}C$ . Testing shall be performed at initial qualification and after any design or process changes which may effect the RHA response of the device.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE <b>A</b>		5962-92153
		REVISION LEVEL L	SHEET <b>28</b>

4.4.4.2 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices. SEP testing shall be performed on the SEC or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be normal to the die surface and 60 degrees to the normal, inclusive (i.e.,  $0^{\circ} \le$  angle  $\le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be greater than 100 errors or  $\ge 10^7$  ions/cm<sup>2</sup>.
- c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ion/cm<sup>2</sup>/s. The cross section shall be verified to be flux independent by measuring the cross section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be  $\geq$  20 microns in silicon.
- e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
- f. Bias conditions shall be  $V_{CC}$  = 4.5 V dc for the upset measurements and  $V_{CC}$  = 5.5 V dc for the latchup measurements.
- g. For SEP test limits see table IB herein.

4.4.4.3 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.

- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).

4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

## 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

STANDARD	SIZE		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	A		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET <b>29</b>

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Symbols, definitions, and functional descriptions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and herein:

C <sub>IN</sub> ,	COUT GND	「	Input and bidirectional output capacitance, terminal-to-GND. Ground zero voltage potential.
	lcc		Supply current.
	IIL		Input current low.
	цË		Input current high.
	Τ <sub>C</sub>		Case temperature.
	ТЛ		Ambient temperature.
	VCC		Positive supply voltage.
	oXX		Latch-up over-voltage.
	O/I		Latch-up over-current.

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

#### 6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

#### 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	SIZE <b>A</b>		5962-92153
COLUMBUS, OHIO 43216		REVISION LEVEL L	SHEET <b>30</b>

## APPENDIX

## FUNCTIONAL ALGORITHMS

## 10. SCOPE

10.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

30. ALGORITHMS

30.1 Algorithm A (pattern 1).

### 30.1.1 Checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

#### 30.2 Algorithm B (pattern 2).

30.2.1 <u>March</u>.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (All "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing X-fast sequentially, for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for, each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

30.3 Algorithm C (pattern 3).

#### 30.2.1 XY March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (All "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially, for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-92153
		REVISION LEVEL L	SHEET <b>31</b>

## APPENDIX - continued.

Step 12. Read complement data in location 0.

- Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.
- 30.4 Algorithm D (pattern 4).
- 30.4.1 CEDES CE deselect checkerboard, checkerboard-bar.
  - Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
  - Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location 0 to maximum.
  - Step 3. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
  - Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
  - Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location 0 to maximum.
  - Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE <b>A</b>		5962-92153
		REVISION LEVEL L	SHEET <b>32</b>

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

# DATE: 00-10-17

Approved sources of supply for SMD 5962-92153 are listed below for immediate acquisition only and shall be added to QML-38535 and MIL-HDBK-103 during the next revision. QML-38535 and MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSSC-VA. This bulletin is superseded by the next dated revision of QML-38535 and MIL-HDBK-103.

Standard	Vendor	Vendor
microcircuit	CAGE	similar
drawing PIN <u>1</u> /	number	PIN <u>2</u> /
5962H9215301VXC	52088	LOR2568C-V60X
5962H9215301QXC	52088	LOR2568C-Q60X
5962H9215301VYC	52088	LOR2568C-V60Y
5962H9215301QYC	52088	LOR2568C-Q60Y
5962H9215301VNC	52088	LOR2568C-V60I
5962H9215301QNC	52088	LOR2568C-Q60I
5962H9215302VXC	52088	LOR2568T-V60X
5962H9215302QXC	52088	LOR2568T-Q60X
5962H9215302VYC	52088	LOR2568T-V60Y
5962H9215302QYC	52088	LOR2568T-Q60Y
5962H9215302VNC	52088	LOR2568T-V60I
5962H9215302QNC	52088	LOR2568T-Q60I
5962H9215303VXC	52088	LOR2568C-V40X
5962H9215303QXC	52088	LOR2568C-Q40X
5962H9215303VYC	52088	LOR2568C-V40Y
5962H9215303QYC	52088	LOR2568C-Q40Y
5962H9215303VNC	52088	LOR2568C-V40I
5962H9215303QNC	52088	LOR2568C-Q40I
5962H9215303VMA	65342	UT7156C40PCAH
5962H9215303QMA	65342	UT7156C40PCAH
5962H9215303VTA	65342	UT7156C40WCAH
5962H9215303QTA	65342	UT7156C40WCAH
5962H9215303VMC	65342	UT7156C40PCCH
5962H9215303QMC	65342	UT7156C40PCCH
5962H9215303VTC	65342	UT7156C40WCCH
5962H9215303QTC	65342	UT7156C40WCCH
5962H9215304VXC	52088	LOR2568T-V40X
5962H9215304QXC	52088	LOR2568T-Q40X
5962H9215304VYC	52088	LOR2568T-V40Y
5962H9215304QYC	52088	LOR2568T-Q40Y
5962H9215304VNC	52088	LOR2568T-V40I
5962H9215304QNC	52088	LOR2568T-Q40I

See footnotes at end of list.

Standard microcircuit	Vendor CAGE	Vendor similar
drawing PIN <u>1</u> /	number	PIN <u>2</u> /
5962H9215305VZC	34168	HC6856/1XVHZC
5962R9215305VZC	34168	HC6856/1XVRZC
5962H9215305QZC	34168	HC6856/1XQHZC
5962R9215305QZC	34168	HC6856/1XQRZC
5962H9215305VUC	34168	HC6856/1WVHZC
5962R9215305VUC	34168	HC6856/1WVRZC
5962H9215305QUC	34168	HC6856/1WQHZC
5962R9215305QUC	34168	HC6856/1WQRZC
5962H9215305VMC	34168	HC6856/1RVHZC
5962H9215305QMC	34168	HC6856/1RQHZC
5962H9215305V9C	34168	HC6856/1NVHZC
5962H9215305Q9C	34168	HC6856/1NQHZC
5962R9215305V4C	34168	HC6856/2XVRZC
5962H9215305V4C	34168	HC6856/2XVHZC
5962R9215305Q4C	34168	HC6856/2XQRZC
5962H9215305Q4C	34168	HC6856/2XQHZC
5962H9215306VZC	34168	HC6856/1XVHZT
5962R9215306VZC	34168	HC6856/1XVRZT
5962H9215306QZC	34168	HC6856/1XQHZT
5962R9215306QZC	34168	HC6856/1XQRZT
5962H9215306VUC	34168	HC6856/1WVHZT
5962R9215306VUC	34168	HC6856/1WVRZT
5962H9215306QUC	34168	HC6856/1WQHZT
5962R9215306QUC	34168	HC6856/1WQRZT
5962H9215306VMC	34168	HC6856/1RVHZT
5962H9215306QMC	34168	HC6856/1RQHZT
5962H9215306V9C	34168	HC6856/1NVHZT
5962H9215306Q9C	34168	HC6856/1NQHZT
5962H9215307VZC	34168	HC6856/1XVHAC
5962R9215307VZC	34168	HC6856/1XVRAC
5962H9215307QZC	34168	HC6856/1XQHAC
5962R9215307QZC	34168	HC6856/1XQRAC
5962H9215307VUC	34168	HC6856/1WVHAC
5962R9215307VUC	34168	HC6856/1WVRAC
5962H9215307QUC	34168	HC6856/1WQHAC
5962R9215307QUC	34168	HC6856/1WQRAC
5962H9215307VMC	34168	HC6856/1RVHAC
5962H9215307QMC	34168	HC6856/1RQHAC
5962H9215307V9C	34168	HC6856/1NVHAC
5962H9215307Q9C	34168	HC6856/1NQHAC

See footnotes at end of table.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9215307V4C	34168	HC6856/2XVRAC
5962H9215307V4C	34168	HC6856/2XVHAC
5962R9215307Q4C	34168	HC6856/2XQRAC
5962H9215307Q4C	34168	HC6856/2XQHAC
5962H9215308VZC	34168	HC6856/1XVHAT
5962R9215308VZC	34168	HC6856/1XVRAT
5962H9215308QZC	34168	HC6856/1XQHAT
5962R9215308QZC	34168	HC6856/1XQRAT
5962H9215308VUC	34168	HC6856/1WVHAT
5962R9215308VUC	34168	HC6856/1WVRAT
5962H9215308QUC	34168	HC6856/1WQHAT
5962R9215308QUC	34168	HC6856/1WQRAT
5962H9215308VMC	34168	HC6856/1RVHAT
5962H9215308QMC	34168	HC6856/1RQHAT
5962H9215308V9C	34168	HC6856/1NVHAT
5962H9215308Q9C	34168	HC6856/1NQHAT
5962R9215309QMA	65342	UT7156C55PBAR
5962H9215309QMA	65342	UT7156C55PBAH
5962R9215309QMC	65342	UT7156C55PBCR
5962H9215309QMC	65342	UT7156C55PBCH
5962R9215310QMA	65342	UT7156T55PBAR
5962H9215310QMA	65342	UT7156T55PBAH
5962R9215310QMC	65342	UT7156T55PBCR
5962H9215310QMC	65342	UT7156T55PBCH
5962R9215311QTA	65342	UT7156C55WBAR
5962H9215311QTA	65342	UT7156C55WBAH
5962R9215311QTC	65342	UT7156C55WBCR
5962H9215311QTC	65342	UT7156C55WBCH
5962R9215312QTA	65342	UT7156T55WBAR
5962H9215312QTA	65342	UT7156T55WBAH
5962R9215312QTC	65342	UT7156T55WBCR
5962H9215312QTC	65342	UT7156T55WBCH
5962H9215313VXC	52088	LOR2568C-V30X
5962H9215313QXC	52088	LOR2568C-Q30X
5962H9215313VYC	52088	LOR2568C-V30Y
5962H9215313QYC	52088	LOR2568C-Q30Y
5962H9215313VNC	52088	LOR2568C-V30I
5962H9215313QNC	52088	LOR2568C-Q30I

See footnotes at end of table.

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN - continued

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H9215314VXC	52088	LOR2568T-V30X
5962H9215314QXC	52088	LOR2568T-Q30X
5962H9215314VYC	52088	LOR2568T-V30Y
5962H9215314QYC	52088	LOR2568T-Q30Y
5962H9215314VNC	52088	LOR2568T-V30I
5962H9215314QNC	52088	LOR2568T-Q30I
5962R9215315QMA	65342	UT7156C70PBAR
5962R9215315QMC	65342	UT7156C70PBCR
5962R9215316QMA	65342	UT7156T70PBAR
5962R9215316QMC	65342	UT7156T70PBCR
5962R9215317QTA	65342	UT7156C70WBAR
5962R9215317QTC	65342	UT7156C70WBCR
5962R9215318QTA	65342	UT7156T70WBAR
5962R9215318QTC	65342	UT7156T70WBCR
5962H9215319VZC	34168	HC6856/1XVHCC
5962H9215319QZC	34168	HC6856/1XQHCC

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
52088	Lockheed Martin Federal Systems 9500 Godwin Drive Manassas, VA 22110-4104
34168	Honeywell Inc. Solid State Electronics Center 12001 State Hwy 55 Plymouth, MN 55441
65342	United Technologies Microelectronics Center 1575 Garden of Gods Road Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.