- Single 5-V ± 10% Power Supply
- Fast Access Time 20/25/35 ns
- Equal Address and Chip-Enable Access Time
- All Inputs and Outputs Are TTL-Compatible
- 3-State Outputs
- Power Operation: 220/210/200 mA Maximum, Active AC
- Low-Power Standby
- Ceramic Package Options:
 - 36-Pin, 400-mil CSOJ (HJA Suffix)
 - 36-Pin, 500 mil Flatpack (HKE Suffix)
- Operating Free-Air Temperature Range –55°C to 125°C

description

The SMJ684002 is a 4194304-bit static random-access memory (SRAM), organized as 524288-words of 8-bits. The SMJ684002 is fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The SMJ684002 is equipped with chip-enable ($\overline{\text{CE}}$) and output-enable ($\overline{\text{OE}}$) pins, allowing for greater system flexibility and eliminating bus-contention problems. When either input (output-enable or chip-enable) is high, it forces the outputs into the high-impedance state. The SMJ684002 is available in a 500-mil, 36-lead, surface-mount package (HKE suffix) and a 400-mil, 36-lead, flatpack (HJA suffix).

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.


HJA/HKE PACKAGE (TOP VIEW)

A6 [1 0	36	NC
A7 [2	35]A1
A8 [3	34] A0
A 9 [4	33] A5
A17 [32]A4
CE [6	31	OE
DQ1 [7	30	DQ8
DQ2 [8	29]DQ7
V _{CC} [9 .	28]V _{SS}
V _{SS} [10	27] V _{CC}
DQ3 [11	26	DQ6
DQ4 [25	DQ5
WE [13	24	A16
A18 [14	23	A15
A10 [15	22]A14
A11 [16	21] A3
A12 [17	20]A2
A13 [18	19	NC
	L		ľ

PIN NOMENCLATURE

A0-A18	Address Inputs
WE	Write Enable
ŌĒ	Output Enable
CE	Chip Enable
DQ1~DQ8	Data Input/Output
NC	No Connection
V _{CC} V _{SS}	5-V Power Supply
Vee	Ground

functional block diagram





operation

address (A0-A18)

Nineteen address lines allow access to each of the 512K 8-bit words in RAM.

data inputs/data outputs (DQ1-DQ8)

Data can be written into the device when \overline{CE} and \overline{WE} are low. DQ1-DQ8 are TTL compatible. The device is placed in a low-power standby mode with the DQs in the high-impedance state when a logic high is on \overline{CE} . The device remains active with high-impedance DQs when \overline{OE} and \overline{WE} are high, and when \overline{CE} is low.

chip enable (CE)

Whenever \overline{CE} is low, the device is active. Standby mode is reached when \overline{CE} is high. Data is retained during standby.

write enable (WE)

The read or write mode is selected through the use of WE. WE must be high for the read mode and low for the write mode. WE must be high when address changes occur to prevent writing data erroneously into new memory locations. WE is irrelevant when the device is in standby mode.

output enable (OE)

When in the read mode, \overline{OE} controls the state of the DQs. A high on \overline{OE} places the DQs in the high-impedance state, while a low provides data on the outputs.

truth table

CE	ŌĒ	WE	MODE	I/O PIN	CYCLE	CURRENT
Н	X	Х	Not selected	Hi-Z		ISB1-ISB2
L	Н	Н	Output disabled	Hi-Z		ICCA
L	٦	Н	Read	DOUT	Read	ICCA
L	Х	L	Write	Hi-Z	Write	ICCA

X = don't care

absolute maximum ratings over operating free air temperature†

Supply voltage range, V _{CC}	0.5 V to 7 V
Voltage relative to V _{SS} for any pin except V _{CC}	-0.5 to $V_{CC} + 0.5$ V
Output current per I/O	± 20 mA
Power dissipation	
Operating free-air temperature range, T _A	
Storage temperature range, T _{stor}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5,5	V
V _{IH}	High-level input voltage (see Note 1)	2.2		V _{CC} + 0.3	V
٧ _{IL}	Low-level input voltage (see Note 2)	- 0.5		0.8	V
TA	Operating free-air temperature	- 55		125	°C

NOTES: 1. $V_{IH}(MAX) = V_{CC} + 0.3 - V dc$; $V_{IH}(MAX) = V_{CC} + 2 - V ac$ (pulse width ≤ 2 ns).

2. $V_{\parallel L}(MIN) = -0.5-V dc$; $V_{\parallel L}(MIN) = -2-V ac$ (pulse width ≤ 2 ns).

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		'68	4002-20	'6840	02-25	'6840	02-35	UNIT
	PANAMEIEN	TEST CONDITIONS‡	MI	MIN MAX		MAX	MIN	MAX	UNIT
VOH	High-level output voltage	VCC = 4.5 V, IOH = -4 mA	2.	4	2.4		2.4		V
VOL	Low-level output voltage	V _{CC} = 4.5 V, I _{OL} = 8 mA		0.4		0.4		0.4	٧
11	input current (leakage)	All inputs, VIN = 0 to VC	с -	1 1	- 1	1	-1	1	μΑ
Ю	Output current (leakage)	CE = VIH, VOUT = 0 to	vcc -	1 1	-1	1	1	1	μΑ
lcc	AC active supply current	V _{CC} = 5.5 V, I _O = 0 mA f = MAX = 1/t _C (R)		220		210		200	mA
ISB1	AC standby current	V _{CC} = 5.5 V, $\overline{CE} \ge V_{1H}$ (MA No other restrictions on other inf f = MAX = 1/t _C (R)		60		50		40	
¹ SB2	CMOS standby current	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IH} \le V_{SS} + 0.2 \text{ V}, \text{ or } \ge V_{CC} - 0.2 \text{ V},$ $V_{CC} = 5.5 \text{ V}, \qquad f = 0 \text{ MHz}$).2 V	15		15		15	mA

 $^{^{\}ddagger}$ For conditions shown as MIN/MAX, use the appropriate value specified in the recommended operating conditions table.

capacitance over recommended ranges of supply voltage, § f = 1 MHz, V_{OUT} = 0 V, V_{IN} = 0 V, T_A = 25°C

		PARAMETER	MIN	MAX	UNIT
	t	All inputs except clocks and DQs		10	
Ci	Input capacitance	CE, OE, WE		12	pF
C _{1/o}	Input/output capacitance	DQ1-DQ8		14	pF

[§] Capacitance measurements are made on sample basis only.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


read cycle timing (see Note 3)

		JEDEC	MCM6	246-20	MCM6	246-25	MCM62	246-35	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
[†] c(R)	Cycle time, read (see Notes 4 and 5)	†AVAV	20		25		35		ns
ta(A)	Access time, address	tAVQV		20		25		35	ns
ta(E)	Access time, enable (see Note 6)	†ELQV		20		25		35	ns
ta(G)	Access time, output enable	tOLQV		6		8		10	ns
th(A)	Hold time, output from address change	tAXQX	5		5		5		ns
ten(E)	Enable low to output active (see Notes 7, 8, and 9)	†ELQX	5	,	5		5		ns
^t en(G)	Enable time, output low to output active (see Notes 7, 8, and 9)	toLQX	0		0		0		ns
tdis(E)	Disable time, output high to output high-impedance (see Notes 7, 8, and 9)	^t EHQZ	0	8	.0	10	0	12	ns
[†] dis(G)	Disable time, output high to output high-impedance (see Notes 7, 8, and 9)	tonaz	0	8	0	10	0	12	ns

NOTES: 3. WE is high for read cycle.

- Product sensitivities to noise require grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 5. All read-cycle timings are referenced from the last valid address to the first transitioning address.
- 6. Addresses are valid prior to or coincident with CE going low.
- Atanygivenvoltage and temperature, t_{EHQZ}MAX < t_{ELQX}MIN, and t_{OHQZ}MAX < t_{OLQX}MIN, both for a given device and from device to device.
- 8. Transition is measured at ± 500 mV from steady-state voltage with load in Figure 1 (b).
- 9. This parameter is specified by design but not tested.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



NOTE: Chip-enable and output-enable are held in their active state. WE is high; therefore, it stays selected.

Figure 1. Read-Cycle Timing (Device Continuously Selected)

PARAMETER MEASUREMENT INFORMATION



[†] Addresses are valid prior to, or coincident with, $\overline{\text{CE}}$ going low or $\overline{\text{CE}}$ going high, $\overline{\text{WE}}$ is high.

Figure 2. Read-Cycle Timing (Enable Controlled)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

write-cycle timing - WE controlled (see Notes 4, 10, and 11)

		JEDEC	'6840	02-20	'6840	02-25	'6840	02-35	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(W)	Cycle time, write (see Note 12)	tavav	20		25		35		ns
tsu(A)	Setup time, address	†AVWL	0		0		0		ns
t _{su(AWH)}	Setup time., address valid to end of write	tavwh	15		17	1.0	20		ns
tw(W)	Pulse duration, write	†WLEH	15		17		20		ns
tw(D)	Pulse duration, data valid to end of write	†DVWH	10		10		15		ns
th(D)	Hold time, data from end of write	tWHDX	0		0		0		ns
^t dis(W)	Disable time, write low to data high-impedance (see Notes 8, 9, and 13)	twLQZ	0	8	0	10	0	15	ns
ten(W)	Enable time, write high to output active (see Notes 8, 9, and 13)	[‡] WHQX	5		5		5	:	ns
th(A)	Hold time address, from end of write	twhax	0		0		0.		ns

NOTES: 4. Product sensitivities to noise require grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

- 8. Transition is measured ± 500 mV from steady-state voltage with load in Figure 1 (b).
- 9. This parameter is specified by design but not tested.
- 10. A write occurs during the overlap of CE low and WE low.
- 11. If OE goes low coincident with or after WE goes low, the output remains in the high-impedance state.
- 12. All write-cycle timings are referenced from the last valid address to the first transitioning address.
- 13. At any given voltage and temperature, twi_OZMAX < twi_OXMIN both for a given device and from device to device.




Figure 3. Write-Cycle Timing (Write Enable Controlled)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

write-cycle timing - CE controlled (see Notes 4, 10, and 11)

		JEDEC	68400	2-20	6840	25-25	68400	2-35		
		SYMBOL	MIN MAX		MIN MAX		MIN MAX		UNIT	
tc(W)	Cycle time, write (see Note 12)	†AVAV	20		25		35		ns	
tsu(A)	Setup time, address	†AVEL	0		0		0		ns	
tw(AWH)	Pulse duration, address valid to end of write	^t AVEH	15		17		20		ns	
	Dutes direction and large Nation 14 and 15	tELEH.	15		17		20			
tw(E)	Pulse duration, enable (see Notes 14 and 15)	†ELWH	15		17		20		ns	
tw(W)	Pulse duration, write	tWLEH	15		- 17		20		ns	
tsu(D)	Setup time, data valid to end of write	^t DVEH	10		10		15		ns	
th(D)	Hold time, data from end of write	†EHDX	0		0		. 0		ns	
th(A)	Hold time address from end of write	†EHAX	O		0		0		ns	

NOTES: 4. Product sensitivities to noise require grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

- 10. A write occurs during the overlap of CE low and WE low.
- 11. If OE goes low coincident with or after WE goes low, the output remains in a high-impedance state.
- 12. All write-cycle timings are referenced from the last valid address to the first transitioning address.
- 14. If CE goes high coincident with or before WE goes high, the output remains in a high-impedance state.
- 15. If CE goes low coincident with or after WE goes low, the output remains in a high-impedance state.





Figure 4. Write-Cycle Timing (Chip-Enable Controlled)

data-retention characteristics over recommended operating free-air temperature range

PARAMETER			'5C1008-20		'5C1008-25		'5C1008-35			
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vcc	Data-retention voltage supply	•	2		2		2		V	
CC DR	Data-retention current	V _{CC} = 2 V CE ≥ V _{CC} = 0.2 V		2		2		2	mA	
tCDR	Retention time †	V _{IN} ≥ V _{CC} = 0.2 V or ≤ 0.2 V	0		0		0		ns	
t _R	Operation recovery time †	11100	20		25		35		ns	

[†] This parameter is tested initially and after any design or process change.




NOTE A: For tR and tCDR: $\overline{CE1} \ge V_{CC} - 0.2 \text{ V}$ or $CE2 \le 0.2 \text{ V}$, $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$

Figure 5. Data-Retention Waveform

PARAMETER MEASUREMENT INFORMATION

PARAMETER	VALUE
Input puise levels	0 V to 3 V
Input rise and fall times	2 ns
Input and output reference levels	1.5 V
Output load	See Figure 1



(c) THEVENIN EQUIVALENT OF (a) OR (b)

NOTE A: CL includes probe and fixture capacitances.

Figure 6. Output Load Circuits