

54AC11174, 74AC11174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

T10140—D3434, MARCH 1990


- Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These positive-edge-triggered flip-flops implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The 54AC11174 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11174 is characterized for operation from -40°C to 85°C.

54AC11174 ... J PACKAGE
74AC11174 ... DW OR N PACKAGE
(TOP VIEW)



54AC11174 ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q _O

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1990, Texas Instruments Incorporated

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


2-197

PRODUCT PREVIEW

54AC11174, 74AC11174 HEX D-TYPE FLIP-FLOPS WITH CLEAR


D3434, MARCH 1990—T10140

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, or N packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, or N packages.

PRODUCT PREVIEW

54AC11174, 74AC11174
HEX D-TYPE FLIP-FLOPS WITH CLEAR

T10140—D3434, MARCH 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	± 50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	± 50 mA
Continuous current through V _{CC} or GND pins	± 150 mA
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54AC11174			74AC11174			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage				3	5	5.5	V
VIH	High-level input voltage	VCC = 3 V		2.1		2.1		V
		VCC = 4.5 V		3.15		3.15		
		VCC = 5.5 V		3.85		3.85		
VIL	Low-level input voltage	VCC = 3 V			0.9		0.9	V
		VCC = 4.5 V			1.35		1.35	
		VCC = 5.5 V			1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	V	
VO	Output voltage		0	VCC	0	VCC	V	
IOH	High-level output current	VCC = 3 V			-4		-4	mA
		VCC = 4.5 V			-24		-24	
		VCC = 5.5 V			24		24	
IOL	Low-level output current	VCC = 3 V			12		12	mA
		VCC = 4.5 V			24		24	
		VCC = 5.5 V			24		24	
Δt/Δv	Input transition rise or fall rate		0		10	0	10	ns/V
TA	Operating free-air temperature		-55		125	-40	85	°C

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54AC11174, 74AC11174
HEX D-TYPE FLIP-FLOPS WITH CLEAR**

D3434, MARCH 1990—TI0140

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC11174		74AC11174		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = +50 μA	3 V	2.9			2.8		2.9		V
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = +4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I _{OH} = +24 mA	5.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
	I _{OH} = +50 mA†	5.5 V								
	I _{OH} = +75 mA†	5.5 V						3.85		
V _{OL}	I _{OL} = -50 μA	3 V		0.1		0.1		0.1		V
		4.5 V		0.1		0.1		0.1		
		5.5 V		0.1		0.1		0.1		
	I _{OL} = -12 mA	3 V		0.36		0.5		0.44		
		4.5 V		0.36		0.5		0.44		
	I _{OL} = -24 mA	5.5 V		0.36		0.5		0.44		
		5.5 V				1.65				
	I _{OL} = -50 mA†	5.5 V							1.65	
	I _{OL} = -75 mA†	5.5 V								
I _I	V _I = V _{CC} or GND	5.5 V		+0.1		±1		±1		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8		160		80		μA
C _i	V _I = V _{CC} or GND	5 V		4						pF


† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER	TEST CONDITIONS	TYP		UNIT
		CL = 50 pF, f = 1 MHz	35	
C _{pd} Power dissipation capacitance	Outputs enabled			pF

PRODUCT PREVIEW


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

NOTES: A. C_L includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns. For testing t_{max} and pulse duration: $t_r = 1$ to 3 ns, $t_f = 1$ to 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS