1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

DESCRIPTION

The Mitsubishi M5M28F101P, FP, J, VP, RV are high-speed 1048576-bit CMOS Flash Memories. They are suitable for the applications with micro-processor or micro-controller where on-board reprogramming is required. The M5M 28F101P, FP, J, VP, RV are fabricated by N-channel double polysilicon gate for memory and CMOS technology for peripheral circuits, and are available in 32pin plastic molded packages.

FEATURES

- 131072-word by 8-bit organization
- Access Time

- Low power consumption
- Active ······· 165mW (max.) Stand-by ····· 5.5mW (max.)
- Power supply voltage
- $V_{cc} = 5V \pm 0.5V$
- $V_{PP} = 12V \pm 0.6V$
- Byte program and Chip erase
- Program/erase operation controlled by software command
- Program/erase pulses controlled by an embedded timer
- 10000 program/erase cycles
- Tri-state output buffer
- TTL-compatible input and output in read and write mode
- Contained device-identifier code
- Incorporated data-protection
- Package: 32pin DIP(P)


32pin SOP(FP)


32pin PLCC(J)


32pin TSOP(VP/RV)

APPLICATION

Micro-computer systems and peripheral equipments








Outline 32P3H-F (TSOP: RV)

NC: NO CONNECTION

1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY



FUNCTION

M5M28F101P, FP, J, VP, RV are set to the Read-only mode or Read-write mode by applying the voltage of VPPL or VPPH, respectively, to VPP pin. In Read-only mode, three operation modes, Read, Out-put disable and Stand-by are accessible. While, in Read-Write mode, four operation modes, Read, Output disable, Stand-by and Write are functional.

Read

Set \overline{CE} and \overline{OE} terminals to the read mode (low level). Low level input to \overline{CE} and \overline{OE} , and address signals to the address inputs (A0~A16) make the data contents of the designated address location available at data input/output(D0~D7).

Output Disable

When \overline{OE} is at high level, output from the devices is disabled. Data input/output are in a high-impedance (High-Z) state.

Stand-by

When \overline{CE} is at high level, the devices is in the stand-by mode and its power consumption is substantially reduced. Data input/output are in a high-impedance (High-Z) state.

Write

Software command accomplishes program and erase operations via the command latch in the device, when high voltage is supplied to VPP. The contents of the latch serve as input to the internal controller. The controller output dictates the function of device. The command latch is written by bringing WE to low level, while \overline{CE} is at low level and \overline{OE} is at high

level. Addresses are latched on the falling edge of $\overline{\text{WE}}$, while data is latched on the rising edge of $\overline{\text{WE}}$. Standard microprocessor write timings are used.

DATA PROTECTION

- 1. Power Supply Voltage
 - When the power supply voltage (Vcc) is less than 2.5V, the device ignores \overline{WE} signal.
- 2. Write Inhibit
 - In the cases, as below, write mode is not set.
 - 1) When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are terminated to the low level.
 - 2) From 100ns through 5 μs after 2nd rising edge of \overline{WE} for program.
 - 3) From 100ns through 5ms after 2nd rising edge of WE for erase.
- 3. Over-erase Protection

Just after powering up, if erase command is inputted, erase operation is not executed. Once byte-program is performed or verified data is not FFH in the erase-verify mode, successive command input for erase will be accepted. Because of this, it is applicable to the case of multi-chip erasing simultaneously.



1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

SOFTWARE COMMAND

When VPP is low(VPP=VPPL), the contents of the command latch are fixed to 00H, and the device is in read-only mode. When VPP is high(VPP=VPPH), the device enters read/write mode. The device operations are selected by writing specific software command into the command latch.

Read Command

The device is in read mode after writing Read Command (00H) to the command latch. The device continues to be in read mode until the other commands are written. When VPP powers-up to high voltage (VPP = VPPH), the default contents of the command latch is 00H. So it is ensured that the false alteration of memory data does not occur during VPP power transition.

Program Command

Program Command is the command for byte-program, and program is initiated by twice of write cycles. Program Command (40H) is written to the command latch in first write cycle, and the address and data to be programmed are latched in second write cycle. Then the address and data are latched on the falling edge and the rising edge of $\overline{\text{WE}}$ pulse, respectively. The byte-program operation is initiated at the rising edge of $\overline{\text{WE}}$ in second write cycle, and terminates in 10 μ s, controlled by the internal timer.

Program Verify Command

Following byte program, the programmed byte must be verified. The program-verify is initiated by writing Program Verify Command (COH) to the command latch. After writing Program Verify Command, programmed data is verified in read mode. Then the address information is not needed.

Erase Command

Erase Command is the command for chip-erase, and chip-erase is initiated by writing twice of the Erase Command (20H) consecutively to the command latch. The erase ope-

ration is initiated with the rising edge of the $\overline{\text{WE}}$ pulse and terminates in 9.5ms, controlled by the internal timer. This two -step sequence for chip-erase prevents from erasing accidentally.

Erase Verify Command

Following each erase, all bytes must be verified. The erase verify is initiated by writing Erase Verify Command (AOH) to the command latch, while the address to be verified is latched on the falling edge of the $\overline{\rm WE}$ pulse. The erase verify command must be written to the command latch and each address is latched before each byte is verified. The operation continues for each byte until a byte is not erased, or the last address is accessed.

Reset Command

Reset Command is the command to safely abort the erase or program sequences. Following erase or program command in first write cycle, the operation is aborted safely by writing the two consecutive Reset Commands (FFH). Then the device enters read mode without altering memory contents.

Read Device Identifier Code

The device identifier mode allows the reading of a binary code from the device that identifies the manufacturer and device type. The PROM programmers read the manufacturer code and device code by raising As to high voltage, and automatically select the corresponding programming algorithm.

Though PROM programmers can normally read device identifier codes by raising A9 to high voltage, multiplexing high voltage onto address lines is not desired for micro-processor system. It is another means to read device identifier codes that Read Device Identifier Code Command (90H) is written to the command latch. Following the command write, the manufacturer code (1CH) and the device code (D0H) can be read from address 00000H and 00001H, respectively.

MODE SELECTION

Mode	Pins	CE	ŌĒ	WE	VPP	Data I/O
	Read	ViL	VIL	VIH	VPPL	Data out
Read-Only	Output disable	VIL	ViH	ViH	VPPL	Hı-Z
	Stand by	ViH	Х	Х	VPPL	Hı-Z
	Read	VIL	VIL	ViH	VPPH	Data out
Read/Write	Output disable	VIL	ViH	Vін	VPPH	Hi-Z
read/ write	Stand by	ViH	X	X	VPPH	Hı-Z
	Write	ViL	ViH	VIL	VPPH	Data in

Note 1:X can be VIL or VIH

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vit	All input or output voltage except VPP/As		- 0.6~7	V
V ₁₂	VPP supply voltage	With respect to Ground	- 0.6~14.0	V
Vıз	As supply voltage		- 0.6~13.5	V
Topr	Operating temperature		- 10~80	°C
T _{stg}	Storage temperature		- 65~125	°C



1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

SOFTWARE COMMAND DEFINITION

		First bus cycle			Second bus cy	/cle
Command	Mode	Address	Data I/O	Mode	Address	Data 1/0
Read	Write	X	00Н			
Program (Byte Program)	Write	Х	40H	Write	Program Address	Program Data
Program verify	Write	X	COH	Read	X	Verify Data
Erase (Chip Erase)	Write	X	20H	Write	X	20H
Erase verify	Write	Verify address	A0H	Read	X	Verify Data
Reset	Write	X	FFH	Write	X	FFH
Read device identifier code	Write	X	90H	Read	ADI	DDI

DEVICE IDENTIFIER CODE

Pins	Ao	D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	Do	Hex. Data
Manufacturer Code	VIL	0	0	0	1	1	1	0	0-	1CH
Device Code	VIH	1	1	0	1	0	0	0	0	DOH

Note 3: A9 = 11.5V~13.0V A1~A8, A10~A16, OE, OE = VIL, WE = VIH VCC = VPP = 5V ± 10%

CAPACITANCE

		Test anditions		Limits		Unit
Symbol	Parameter	Test conditions	Min	Тур	Max	Orac
Cin	Input capacitance (Address, CE, OE, WE)	Ta = 25 ℃, f = 1 MHz, V _{in} = V _{out} = 0V			8	pF
Соит	Output capacitance	11a - 25 G, 1 - 11vinz, Vin = Vout = 0V			12	ρF

Note 2: Write and read mode are defined in mode selection table.

ADI = Address of Device Identifier: 00000H for manufacturer code, 00001H for device code.

DDI = Data of Device Identifier: 1CH for manufacturer code, D0H for device code.

1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

DC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70 \, \text{°C}$, Vcc = $5\text{V} \pm 0.5\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
	1 al allietei	l est conditions		Typ Max		Unit	
lu	Input leakage current	0 ≤ Vin ≤ Vcc			10	μА	
lLo	Output leakage current	0 ≦ Vout ≦ Vcc			10	μА	
Is _{B1}	Vcc stand by current	Vcc = 5.5V, CE = V _{IH}			1	mA	
IsB2	VCC Stand by Current	$Vcc = 5.5V$, $\overline{CE} = Vcc \pm 0.2V$			100	μΑ	
lcc1	Vcc active read current	VCC=5.5V, CE=VIL, f=10MHz, IOUT=0mA			30	mA	
lcc2	Vcc program current	VPP = VPPH			30	mA	
Іссз	Vcc erase current	VPP = VPPH			30	mA	
		0 ≤ VPP ≤ VCC			10		
lPP1	VPP read current	$V_{CC} < V_{PP} \le V_{CC} + 1.0V$			100	μΑ	
		VPP = VPPH			100		
IPP2	VPP program current	VPP = VPPH			30	mA	
IPP3	VPP erase current	Vpp = Vpph			30	mA	
VIL	Input low voltage		- 0.5		0.8	V	
Vін	Input high voltage		2.0		Voc+0.5	V	
VoL	Output low voltage	loL = 2.1mA			0.45		
Vон1	Output high valence	Ioн = - 400 µ A	2.4			V	
V _{OH2}	Output high voltage	Ioн = - 100 μ A	Vcc-0.4				
VPPL	VPP during read-only mode		0		Vcc+1.0	V	
VPPH	VPP during read/write mode		11.4	12.0	12.6	V	

AC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70 \, ^{\circ}\text{C}$, Vcc = $5\text{V} \pm 0.5\text{V}$, unless otherwise noted) **Read - Only Mode**

				Lin	nits			
Symbol	Parameter	M5M28F101-10		M5M28F101-12		M5M28F101-15		Unit
		Min	Max	Min	Max	Min	Max	
trc	Read cycle time	100		120		150		ns
ta (AD)	Address access time		100		120		150	ns
ta (CE)	Chip enable access time		100		120		150	ns
ta (OE)	Output enable access time		50		50		55	ns
tclz	Chip enable to output in low Z	0		0		0		ns
toLZ	Output enable to output in low Z	0		0		0		ns
tor	Output enable high to output in high Z		25		30		35	ns
tон	Output hold from CE, OE, addresses	0		0		0		ns
twrr	Write recovery time before read	6		6		6		μs

Note 4: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.

1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

Read/Write Mode

			<u> </u>	Lin	nits				
Symbol	Parameter	M5M28F	101-10	M5M28F101-12		M5M28F101-15		Unit	
•		Min	Max	Min	Max	Min	Max		
twc	Write cycle time	100		120		150		ns	
tas	Address set-up time	0		0		0		ns	
tah	Address hold time	60		60		60		ns	
tos	Data set-up time	50		50		50		ns	
tDH	Data hold time	10		10		10		ns	
twrr	Write recovery time before read	6		6	•	6		μs	
trrw	Read recovery time before write	0		0		0		μs	
tcs	Chip enable set-up time before write	20		20		20		ns	
tch	Chip enable hold time	0		0		0		ns	
twp	Write pulse width	60		60		60		ns	
towp	Optional write pulse width	70		70		70		ns	
twpH	Write pulse width high	20		20		20		ns	
top	Duration of programming operation	10		10		10		μs	
tDE	Duration of erase operation	9.5		9.5		9.5		ms	
tvsc	VPP set-up time to chip enable low	1		1		1		μs	


Note 5: Read timing parameters during read/write mode are the same as during read-only mode.

VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.


AC WAVEFORMS FOR READ OPERATIONS TEST CONDITIONS FOR AC CHARACTERISTICS ADDRE VIH 7 Input voltage : V_{IL} = 0.45V, V_{IH} = 2.4V Input rise and fall times : \leq 10ns ADDRESS VALID Reference voltage tRC at timing measurement: 1.5V Output load: 1TTL gate + CL (= 100pF) Œ ta(CE) ۷ін Œ VIL twee tor 1.3V 1N914 Viн WE ta(OE) ton V_{IL} $3.3k\ \Omega$ tolz DUT HIGH-Z HIGH-Z Vон OUTPUT VALID DATA $C_L = 100pF$ Vol tclz ta(AD) 5.0٧ Vcc GND .

1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

AC WAVEFORMS FOR PROGRAM OPERATIONS



AC WAVEFORMS FOR ERASE OPERATIONS



1048576-BIT(131072-WORD BY 8-BIT)CMOS FLASH MEMORY

PROGRAMMING AND ERASE ALGORITHM FLOW CHART

PROGRAM:

ERASE:

