

**SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645  
SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645  
OCTAL BUS TRANSCEIVERS**

SDS189 - APRIL 1979 - REVISED MARCH 1988

- **SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA**
- **Bi-directional Bus Transceivers in High-Density 20-Pin Packages**
- **Hysteresis at Bus Inputs Improves Noise Margins**
- **Choice of True or Inverting Logic**
- **Choice of 3-State or Open-Collector Outputs**

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True


#### description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G) can be used to disable the device so the buses are effectively isolated.


The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**SN54LS' . . . J PACKAGE  
SN74LS' . . . DW OR N PACKAGE  
(TOP VIEW)**



**SN54LS' . . . FK PACKAGE  
(TOP VIEW)**



FUNCTION TABLE



CONTROL INPUTS	OPERATION		
	'LS640 'LS642	'LS641 'LS645	'LS644
L L	B data to A bus	B data to A bus	B data to A bus
L H	A data to B bus	A data to B bus	$\bar{A}$ data to B bus
H X	Isolation	Isolation	Isolation

H = high level, L = low level, X = irrelevant

**SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645  
SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645  
OCTAL BUS TRANSCEIVRS**

SDLS189 – APRIL 1979 – REVISED MARCH 1988

**logic symbols<sup>†</sup>**








<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, and N packages.

SN54LS640 THRU SN54LS642, SN54LS644, SN54LS645  
 SN74LS640 THRU SN74LS642, SN74LS644, SN74LS645  
**OCTAL BUS TRANSCEIVERS**

SDS189 - APRIL 1979 - REVISED MARCH 1988

**logic diagrams (positive logic)**






SN54LS640, SN54LS645  
SN74LS640, SN74LS645  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS  
SDS189 - APRIL 1979 - REVISED MARCH 1988

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS640, 'LS640-1			'LS645, 'LS645-1			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	A	B	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	6	10	15	8	15	15	ns
	B	A		6	10	15	8	15	15	
$t_{PHL}$	A	B	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	8	15	15	11	15	15	ns
	B	A		8	15	15	11	15	15	
$t_{PZL}$	NOT	A	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	31	40	40	31	40	40	ns
	NOT	B		31	40	40	31	40	40	
$t_{PZH}$	NOT	A	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	23	40	40	26	40	40	ns
	NOT	B		23	40	40	26	40	40	
$t_{PLZ}$	NOT	A	$C_L = 5 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	15	25	25	15	25	25	ns
	NOT	B		15	25	25	15	25	25	
$t_{PHZ}$	NOT	A	$C_L = 5 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 2	15	25	25	15	25	25	ns
	NOT	B		15	25	25	15	25	25	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs



**SN54LS640, SN54LS645  
SN74LS640, SN74LS645  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SDLS189 - APRIL 1979 - REVISED MARCH 1988

**TYPICAL CHARACTERISTICS**




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4



**SN54LS641, SN54LS642, SN54LS644  
SN74LS641, SN74LS642, SN74LS644  
OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS**

SDLS189 - APRIL 1979 - REVISED MARCH 1988


switching characteristics at  $V_{CC} = 5\text{ V}$ ,  $TA = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			'LS641, 'LS641-1			'LS642, 'LS642-1			'LS644, 'LS644-1			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$ propagation delay time, low-to-high-level output	A	B				17	25		19	25		17	25		ns
$t_{PHL}$ propagation delay time, high-to-low-level output	B	A				17	25		19	25		19	25		ns
$t_{PLH}$ propagation delay time, from low level	A	B	$C_L = 45\text{ pF}$ ,			16	25		14	25		14	25		ns
$t_{PHL}$ propagation delay time, from high level	B	A		$R_L = 667\text{ }\Omega$ ,		16	25		14	25		16	25		ns
$t_{PLH}$ output disable time	$\bar{G}, DIR$	A				23	40		26	40		26	40		ns
$t_{PLH}$ output enable time	$\bar{G}, DIR$	B				25	40		28	40		25	40		ns
$t_{PHL}$ output enable time	$\bar{G}, DIR$	A				34	50		43	60		43	60		ns
$t_{PHL}$ output disable time	$\bar{G}, DIR$	B				37	50		39	60		37	50		ns


NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs

EQUIVALENT OF EACH INPUT



TYPICAL OF OUTPUTS



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

### **SN74LS641, Octal bus transceivers with open collector outputs**

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN74LS641	SN74LS641-1
Voltage Nodes (V)	5	5
Vcc range (V)	4.75 to 5.25	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)	- /24	- /48
No. of Outputs	8	8
Logic	True	True
Static Current	80	80
tpd max (ns)	25	25

#### **FEATURES**

[Back to Top](#)

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

#### **DESCRIPTION**

[Back to Top](#)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>E</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

#### **TECHNICAL DOCUMENTS**

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## APPLICATION NOTES

▲ Back to Top

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)

## RELATED DOCUMENTS

▲ Back to Top

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## PRICING/AVAILABILITY/PKG

▲ Back to Top

## DEVICE INFORMATION

ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY
SN74LS641-1DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.10	25
SN74LS641-1DWR	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.13	2000
SN74LS641-1N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.10	20
SN74LS641-1N3	OBSOLETE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU	
SN74LS641DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   1.04	25
SN74LS641DWR	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   1.06	2000
SN74LS641N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.95	20
SN74LS641N3	OBSOLETE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU	
SN74LS641NSR	ACTIVE	SOP (NS)   20		<a href="#">View Contents</a>	1KU   0.95	2000

TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 2002

IN STOCK	IN PROGRESS QTY DATE	LEAD TIME
N/A*		12 WKS
N/A*		12 WKS
N/A*		12 WKS
N/A*		Not Available
N/A*	250   03 Oct	4 WKS
N/A*		12 WKS
N/A*		12 WKS
N/A*		Not Available
N/A*		12 WKS

REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
Avnet   AMERICA	>1k	<a href="#">BUY NOW</a>

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## **SN74LS640-1, OCTAL BUS TRANSCEIVER/IOL=48mA 3-STATE**

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74LS640-1
Voltage Nodes (V)	5
Vcc range (V)	4.75 to 5.25
Input Level	TTL
Output Level	TTL
Output Drive (mA)	-15/48
No. of Outputs	8
Logic	Inv
Static Current	80
tpd max (ns)	15

### **FEATURES**

[Back to Top](#)

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

### **DESCRIPTION**

[Back to Top](#)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>E</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

### **TECHNICAL DOCUMENTS**

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## APPLICATION NOTES

▲ Back to Top

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)

## RELATED DOCUMENTS

▲ Back to Top

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## PRICING/AVAILABILITY/PKG

▲ Back to Top

## DEVICE INFORMATION

ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY
SN74LS640-1DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.10	25
SN74LS640-1DWR	OBsolete	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU	
SN74LS640-1N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.10	20
SN74LS640-1NSR	ACTIVE	SOP (NS)   20		<a href="#">View Contents</a>	1KU   2.10	2000

TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 2002

IN STOCK	IN PROGRESS QTY DATE	LEAD TIME
N/A*	125   03 Oct	4 WKS
N/A*		Not Available
N/A*	2780   03 Oct	4 WKS
N/A*		12 WKS

REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
Avnet   AMERICA	711	<a href="#">BUY NOW</a>

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

### **SN74LS642, Octal bus transceivers with open collector outputs**

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN74LS642	SN74LS642-1
Voltage Nodes (V)	5	5
Vcc range (V)	4.75 to 5.25	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)	- /24	- /48
No. of Outputs	8	8
Logic	Inv	Inv
Static Current	80	80
tpd max (ns)	25	25

#### **FEATURES**

[Back to Top](#)

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

#### **DESCRIPTION**

[Back to Top](#)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>E</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

#### **TECHNICAL DOCUMENTS**

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## APPLICATION NOTES

▲ Back to Top

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)

## RELATED DOCUMENTS

▲ Back to Top

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## PRICING/AVAILABILITY/PKG

▲ Back to Top

## DEVICE INFORMATION

ORDERABLE DEVICE	STATUS	PACKAGE TYPE/PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY
SN74LS642-1DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   3.15	25
SN74LS642-1N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   3.15	20
SN74LS642DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   1.86	25
SN74LS642N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   1.86	20
SN74LS642NSR	ACTIVE	SOP (NS)   20		<a href="#">View Contents</a>	1KU   1.86	2000

TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 2002

IN STOCK	IN PROGRESS QTY DATE	LEAD TIME
N/A*		12 WKS

REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
Avnet   AMERICA	357	<a href="#">BUY NOW</a>

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)
 **TEXAS INSTRUMENTS** © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

### **SN74LS645, Octal bus transceivers**

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54LS645	SN74LS645
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-15/24
No. of Outputs	8	8
Logic	True	True
Static Current		80
tpd max (ns)		15

#### **FEATURES**

[▲ Back to Top](#)

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

#### **DESCRIPTION**

[▲ Back to Top](#)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>E</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

#### **TECHNICAL DOCUMENTS**

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.



SN74LS645NSR	ACTIVE	SOP (NS)   20		<a href="#">View Contents</a>	1KU   0.64	2000	N/A*	>10k   14 Oct	4 WKS			
--------------	--------	------------------	--	-------------------------------	------------	------	------	---------------	-------	--	--	--

Table Data Updated on: 9/26/2002

---

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## **SN74LS645-1, OCTAL BUS TRANSCEIVER/IOL=48mA 3-STATE**

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74LS645-1
Voltage Nodes (V)	5
Vcc range (V)	4.75 to 5.25
Input Level	TTL
Output Level	TTL
Output Drive (mA)	-15/48
No. of Outputs	8
Logic	True
Static Current	80
tpd max (ns)	15

### **FEATURES**

[Back to Top](#)

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

### **DESCRIPTION**

[Back to Top](#)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>E</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

### **TECHNICAL DOCUMENTS**

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Full datasheet in Acrobat PDF: [sn74ls645-1.pdf](#) (336 KB) (Updated: 03/01/1988)

◀ Back to Top

## **APPLICATION NOTES**

 [Back to Top](#)

---

[View Application Notes for Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
  - [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLA006A - Updated: 03/01/1997)
  - [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
  - [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
  - [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
  - [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
  - [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)

## **RELATED DOCUMENTS**

 [Back to Top](#)

---

[View Related Documentation for Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
  - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
  - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## **PRICING/AVAILABILITY/PKG**

## **DEVICE INFORMATION**

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY   SUS</u>	<u>STD PACK QTY</u>
SN74LS645-1DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.10	25
SN74LS645-1DWR	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.13	2000
SN74LS645-1N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   2.10	20
SN74LS645-1N3	OBsolete	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU	

 [Back to Top](#)

**TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 200**

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY DATE	<u>LEAD TIME</u>
<u>N/A*</u>	800   03 Oct	4 WKS
	4420   07 Oct	
	>10k   14 Oct	
	871   21 Oct	
<u>N/A*</u>	4405   07 Oct	4 WKS
	>10k   14 Oct	
<u>N/A*</u>	622   <sup>24</sup> <sub>Sep</sub>	4 WKS
	3606   07 Oct	
	>10k   14 Oct	
	178   15 Oct	
	>10k   21 Oct	
<u>N/A*</u>		Not Available

**REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002**

SN74LS645-1NSR	ACTIVE	<a href="#">SOP (NS)</a>   20		<a href="#">View Contents</a>	1KU   2.10	2000	<a href="#">N/A*</a>	1416   23 Sep	4 WKS		
								>10k   14 Oct			

Table Data Updated on: 9/26/2002

---

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |  
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

### **SN74LS640, Octal bus transceivers**

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54LS640	SN74LS640
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-15/24
No. of Outputs	8	8
Logic	Inv	Inv
Static Current		80
tpd max (ns)		15

#### **FEATURES**

[▲ Back to Top](#)

- SN74LS64X-1 Versions Rated at  $I_{OL}$  of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

#### **DESCRIPTION**

[▲ Back to Top](#)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G<sub>E</sub>) can be used to disable the device so the buses are effectively isolated.

The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from 0°C to 70°C.

#### **TECHNICAL DOCUMENTS**

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

## APPLICATION NOTES

▲ Back to Top

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLAA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)

## RELATED DOCUMENTS

▲ Back to Top

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## PRICING/AVAILABILITY/PKG

▲ Back to Top

## DEVICE INFORMATION

ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY
SN74LS640DW	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.99	25
SN74LS640DWR	ACTIVE	SOP (DW)   20	0 TO 70	<a href="#">View Contents</a>	1KU   1.02	2000
SN74LS640N	ACTIVE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU   0.91	20
SN74LS640N3	OBSOLETE	PDIP (N)   20	0 TO 70	<a href="#">View Contents</a>	1KU	
SN74LS640NSR	ACTIVE	SOP (NS)   20		<a href="#">View Contents</a>	1KU   0.91	2000

TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 2002

IN STOCK	IN PROGRESS QTY DATE	LEAD TIME
N/A*	1813   24 Sep	4 WKS
	1209   03 Oct	
N/A*		12 WKS
N/A*	220   03 Oct	12 WKS
N/A*		Not Available
N/A*		12 WKS

REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
Avnet   AMERICA	130	<a href="#">BUY NOW</a>
Avnet   AMERICA	>1k	<a href="#">BUY NOW</a>

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)