

*32Kx8 Bit Extended Voltage Operating Static RAM***FEATURES**

- Extended Operating Voltage : 3.0~5.5V
- Fast Access Time
  - 3.3V Operation : 100ns (Max.)
  - 5V Operation : 70ns (Max.)
- Low Power Dissipation Standby / Operating
  - 3.3V Operation: 13.2 $\mu$ W / 66mW (Typ.)
  - 5V Operation : 50 $\mu$ W / 275mW (Typ.)
- TTL compatible inputs and outputs
- Fully Static Operation
  - No clock or refresh required
- Three state Outputs
- Standard Pin Configuration  
 KM62256CLG-LV : 28-pin SOP(450 mil)  
 KM62256CLTG-LV : 28-PinTSOP(Standard)  
 KM62256CLRG-LV : 28-PinTSOP(Reverse)

2

**GENERAL DESCRIPTION**



The KM62256CL-LV is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process and high-speed circuit technology.

The KM62256CL-LV has an output enable input for precise control of the data outputs.

It also has a chip enable input for the minimum current power down mode.

The KM62256CL-LV is particularly well suited for use in low voltage (3.0~5.5V) operation and battery back-up applications.

**FUNCTIONAL BLOCK DIAGRAM****PIN CONFIGURATION (TOP VIEW)**

Pin Name	Pin Function
A0-A14	Address Inputs
WE	Write Enable Input
CS	Chip Select Input
OE	Output Enable Input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(3.0 ~ 5.5V)
Vss	Ground

**ABSOLUTE MAXIMUM RATINGS \***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN,OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on V <sub>CC</sub> Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	260°C, 10sec (Lead Only)	-

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS (T<sub>A</sub>=0 to 70 °C)**

Item	Symbol	Min.	Typ.	Max.	Unit		
Supply Voltage	V <sub>CC</sub>	3.0	3.3	5.5	V		
Ground	V <sub>SS</sub>	0	0	0	V		
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> +0.5	V		
Input Low Voltage	V <sub>IL</sub>	-0.3 *	-	0.4	V		

\* V<sub>IL</sub>(Min.)= -3.0V for ≤50 ns Pulse

**DC AND OPERATING CHARACTERISTICS**

(T<sub>A</sub>=0 to 70 °C, unless otherwise specified)

Item	Symbol	Test Condition	V <sub>CC</sub> =3.3V±0.3			V <sub>CC</sub> =5V±0.5			Unit
			Min.	**Typ.	Max.	Min.	**Typ.	Max.	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1		1	-1		1	μA
Output Leakage Current	I <sub>LO</sub>	CS=V <sub>IH</sub> or OE=V <sub>IH</sub> or WE=V <sub>IL</sub> , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1		1	-1		1	μA
DC Operating Supply Current	I <sub>CC</sub>	CS=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> , I <sub>IO</sub> =0mA	-	1.0	2.0	-	4	15	mA
Average Operating Current	I <sub>CC</sub> 1	Cycle Time=1μs, 100%Duty CS≤0.2V, VIH≥V <sub>CC</sub> -0.2V V <sub>IL</sub> ≤0.2V, I <sub>IO</sub> =0mA	-	2.5	5	-	5	7	mA
	I <sub>CC</sub> 2	Min Cycle, 100% Duty, CS=V <sub>IL</sub> VIN=V <sub>IL</sub> or VIH, I <sub>IO</sub> =0mA	-	25	30	-	55	70	mA
Standby Power Supply Current	I <sub>SB</sub>	CS=V <sub>IH</sub>	-		0.3	-		1	mA
	I <sub>SB</sub> 1	CS≥V <sub>CC</sub> -0.2V VIN≥V <sub>CC</sub> -0.2V or VIN≤0.2V	-	1.5	10	-	2	20	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1 mA			0.4			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0 mA	2.2			2.4			V

\* Typ; V<sub>CC</sub>=3.3V, T<sub>A</sub>=25°C

\*\* Typ; V<sub>CC</sub>=5V, T<sub>A</sub>=25°C

**CAPACITANCE \***<sup>(f=1MHz, TA=25 °C)</sup>

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN}=0V$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	-	8	pF


\* Note: Capacitance is sampled and not 100% tested.

**TEST CONDITIONS**

( $T_A=0$  to  $70$  °C,  $V_{CC}=3.3V \pm 0.3$ , unless otherwise specified.)

Parameter	Value	
	$V_{CC}=3.3V$	$V_{CC}=5.0V$
Input Pulse Level	2.2 to 0.4V	2.4 to 0.8V
Input Rise and Fall Time	5 ns	5 ns
Input and Output Timing Reference Levels	1.5V	1.5V
Output Load	$C_L=100pF+1TTL$	$C_L=100pF+1TTL$

2



\* Including Scope and Jig Capacitance

**READ CYCLE**


Parameter	Symbol	$V_{CC}=3.3V \pm 0.3$		$V_{CC}=5.0V \pm 0.5$		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	100		70	-	ns
Address Access Time	$t_{AA}$	-	100	-	70	ns
Chip Select to Output	$t_{CO}$	-	100	-	70	ns
Output Enable to Valid Output	$t_{OE}$	-	50	-	35	ns
Chip Select to Low-Z Output	$t_{LZ}$	10	-	10	-	ns
Output Enable to Low-Z Output	$t_{OLZ}$	5	-	5	-	ns
Chip Disable to High-Z Output	$t_{HZ}$	0	35	0	30	ns
Output Disable to High-Z Output	$t_{OHZ}$	0	35	0	30	ns
Output Hold from Address Change	$t_{OH}$	15	-	5	-	ns


**WRITE CYCLE**

Parameter	Symbol	Vcc=3.3V± 0.3		Vcc=5.0V± 0.5		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	t <sub>WC</sub>	100	-	70	-	ns
Chip Select to End of Write	t <sub>CW</sub>	70	-	60	-	ns
Address Valid to End of Write	t <sub>AW</sub>	70	-	60	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	60	-	50	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns
Write to Output High-Z	t <sub>WHZ</sub>	0	30	0	25	ns
Data to Write Time Overlap	t <sub>DW</sub>	50	-	30	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	ns
End Write to Output Low-Z	t <sub>OW</sub>	10	-	5	-	ns

**TIMING DIAGRAMS****TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)**

(CS=OE=ViL, WE=ViH)





TIMING WAVEFORM OF READ CYCLE(2) ( $WE=VIH$ )

2

## NOTES (READ CYCLE)

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
2. At any given temperature and voltage condition  $t_{HZ(max)}$  is less than  $t_{HZ(min)}$  both for a given device and from device to device.
3.  $WE$  is high for read cycle.
4. Address valid prior to or coincident with  $\overline{CS}$  transition Low.

TIMING WAVEFORM OF WRITE CYCLE(1) ( $OE$  Clock)

TIMING WAVEFORM OF WRITE CYCLE(2) ( $\text{OE}$  Fixed)

## NOTES (WRITE CYCLE)

1. A write occurs during the overlap(twp) of a low  $\overline{\text{CS}}$  and low  $\overline{\text{WE}}$ . A write begins at the latest transition among  $\overline{\text{CS}}$  going low and  $\overline{\text{WE}}$  going low : A write end at the earliest transition among  $\overline{\text{CS}}$  going high and  $\overline{\text{WE}}$  going high, twp is measured from the beginning of write to the end of write.
2. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
3. tas is measured from the address valid to the beginning of write.
4. twr is measured from the end of write to the address change.
5. If  $\overline{\text{OE}}, \overline{\text{WE}}$  are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If  $\overline{\text{CS}}$  goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain high impedance state.
7. Dout is the same phase of the latest written data in this write cycle
8. Dout is the read data of new address

## FUNCTIONAL DESCRIPTION

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Mode	I/O Pin	Vcc Current
H	X	X	Power down	High-Z	Isb, Isb1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

Note : X means Don't Care.

**DATA RETENTION CHARACTERISTICS** ( $T_a = 0$  to  $70^\circ\text{C}$ )

PARAMETER	SYMBOL	TEST CONDITION	MIN	*TYP	MAX	UNIT
Vcc for Data Retention	Vdr	$\bar{CS} \geq Vcc - 0.2V$	2.0		5.5	V
Data Retention Current	Idr	$Vcc = 3.0V$ $\bar{CS} \geq VCC - 0.2V$		2*	10	$\mu\text{A}$
Data Retention Set-up Time	tSDR	See Data Retention	0			ns
Recovery Time	tRDR	Waveforms (below)	5			ms

\*  $Vcc = 5.0V$ ,  $TA = 25^\circ\text{C}$

2

**DATA RETENTION WAVEFORM 1** ( $\bar{CS}$  Controlled)