


**DESCRIPTION**

The HY638100 is a high speed, low power and 131,072 x 8-bits CMOS static RAM fabricated using Hyundai's high performance twin tub CMOS process. This high reliability process coupled with innovative circuit design techniques, yields maximum access time of 15ns. The HY638100 has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 2.0 volt. Using CMOS technology, supply voltages from 2.0 to 5.5 volt have little effect on supply current in data retention mode. Reducing the supply voltage to minimize current drain is unnecessary with the HY638100 series.

**FEATURES**

- High speed - 15 / 17 / 20 / 25ns
- Low power consumption
  - Active 700mW (Typ.)
  - Stand-by 200µW (Typ.)
- Center Power/Ground Pin Connection
- Battery back up (L-part)  
2.0V data retention
- Fully static operation  
No clock or refresh required
- TTL compatible inputs and outputs
- Tri-state output
- High reliability 32 pin 400 mil PDIP/SOJ


**PIN CONNECTION**



**PIN DESCRIPTION**

CS	Chip Select
WE	Write Enable
OE	Output Enable
A0-A16	Address Input
DQ0-DQ7	Data Input/Output
Vcc	Power(+ 5V)
Vss	Ground

**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS** NOTE 1

SYMBOL	PARAMETER	RATING	UNIT
VCC, VIN, VOUT	Power Supply, Input/Output Voltage	- 0.5 to 7.0	V
TBIAS	Temperature under Bias	- 10 to 125	°C
TSTG	Storage Temperature	- 55 to 125	°C
Pd	Power Dissipation	1.0	W
IOUT	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260•10	°C•sec

**NOTE :**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating range of this specification is not implied. Exposure to absolute maximum ratings conditions for extended period may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	3.5	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

**NOTE :**

1. VIL= -3.0V for pulse width less than 20ns.

**TRUTH TABLE**

MODE	DQ OPERATION	CS	WE	OE
Standby	High-Z	H	X	X
Output Disabled	High-Z	L	H	H
Read	Data Out	L	H	L
Write	Data In	L	L	X

NOTE : H= VIH, L= VIL, X= Don't Care.

**DC CHARACTERISTICS**

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	POWER/ SPEED	MIN.	TYP.	MAX.	UNIT
ILI	Input Leakage Current	VSS ≤ VIN ≤ VCC		-2	-	2	μA
ILO	Output Leakage Current	VSS ≤ VOUT ≤ VCC Output Disabled		-2	-	2	μA
ICC	Static Operating Current	VCC= MAX., I/I/O= 0mA f= 0, CS= VIL		-	-	100	mA
ICC1	Dynamic Operating Current	CS= VIL, Min Duty Cycle= 100% I/I/O= 0mA	15	-	-	200	mA
			17	-	-	200	
			20	-	-	180	
			25	-	-	160	
ISB	TTL Standby Current (TTL Inputs)	VCC= MAX., VIN= VIH or VIL, CS ≥ VIH, f= 0		-	-	30	mA
ISB1	CMOS Standby Current (CMOS Inputs)	VCC= MAX., f= 0 CS ≥ VCC- 0.2V, VIN ≥ VCC- 0.2V or VIN ≤ 0.2V	-	-	-	2	mA
			L-part	-	40	200	μA
VOL	Output Low Voltage	VCC= MIN., IOL= 8.0mA		-	-	0.4	V
VOH	Output High Voltage	VCC= MIN., IOH= -4.0mA		2.4	-	-	V

NOTE :

1. Typical values are at VCC= 5.0V, TA= 25°C and specified loading.

**AC CHARACTERISTICS**

(TA= 0°C to 70°C)


#	SYMBOL	PARAMETER	HY638100								UNIT
			-15		-17		-20		-25		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>											
1	tRC	Read Cycle Time	15	-	17	-	20	-	25	-	ns
2	tAA	Address Access Time	-	15	-	17	-	20	-	25	ns
3	tACS	Chip Select Access Time	-	15	-	17	-	20	-	25	ns
4	tOE	Output Enable to Output Valid	-	8	-	8	-	9	-	10	ns
5	tCLZ	Chip Select to Low-Z Output	3	-	3	-	3	-	3	-	ns
6	tOLZ	Output Enable to Low-Z Output	3	-	3	-	3	-	3	-	ns
7	tCHZ	Chip Disable to High-Z Output	-	8	-	8	-	9	-	10	ns
8	tOHZ	Output Disable to High-Z Output	-	8	-	8	-	9	-	10	ns
9	tOH	Output Hold from Address Change	3	-	3	-	3	-	3	-	ns
<b>WRITE CYCLE</b>											
10	tWC	Write Cycle Time	15	-	17	-	20	-	25	-	ns
11	tCW	Chip Select to Write End	12	-	13	-	15	-	17	-	ns
12	tAW	Address Valid to Write End	12	-	13	-	15	-	17	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	0	-	ns
14	tWP	Write Pulse Width	12	-	13	-	15	-	17	-	ns
15	tWR	Write Recovery Time	2	-	2	-	2	-	2	-	ns
16	tWHZ	Write to High-Z Output	-	8	-	8	-	9	-	10	ns
17	tdW	Data to Write Time Overlap	8	-	10	-	12	-	14	-	ns
18	tdH	Data Hold from Write End	0	-	0	-	0	-	0	-	ns
19	tOW	Output Active from Write End	3	-	3	-	3	-	3	-	ns

**AC TEST CONDITIONS**

(TA= 0°C to 70°C)

Parameter	Value
Input Pulse Level	0V to 3.0V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Level	1.5V

**AC TEST LOADS**



NOTE :

1. Including jig and scope Capacitance.

**CAPACITANCE**


(TA= 25°C, f= 1MHz)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>I/O</sub> = 0V	10	pF


NOTE : This parameter is determined by device characterization but is not production tested.

**TIMING DIAGRAM**


**READ CYCLE 1 NOTE 1**



**READ CYCLE 2 NOTE 1, 2, 4**




**READ CYCLE 3 NOTE 1, 3, 4**




**NOTES :**

1.  $\overline{WE}$  is high for Read Cycle.
2. Device is continuously selected  $\overline{CS} = \text{VIL}$ .
3. Addresses are valid prior to coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = \text{VIL}$ .
5. Transition is measured  $\pm 500\text{mV}$  from steady state.  
This parameter is sampled and not 100% tested.

WRITE CYCLE 1



WRITE CYCLE 2



NOTES :

1. A write occurs during the overlap (tWP) of low CS and low WE.
2. tWR is measured from the earlier of CS or WE going high at the end of write cycle.
3. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. If the CS low transition occurs simultaneously with the WE low Transitions or after WE transition, outputs remain in a high impedance state.
5. OE is continuously low (OE= VIL).
6. Q is the same phase of write data of this write cycle.
7. Q is the read data of next address.
8. If CS is low during this period, DQ pins are in the output state.  
Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured ± 500mV from steady state.  
This parameter is sampled and not 100% tested.



**DATA RETENTION CHARACTERISTICS** NOTE 1


(TA= 0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	POWER	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
VDR	VCC for retention of data	CS ≥ VCC-0.2V, VSS ≤ VIN ≤ VCC		2.0	-	-	V
ICCDR	Data Retention Current	VCC= 3.0V, CS ≥ VCC-0.2V, VSS ≤ VIN ≤ VCC	L	-	5	100	μA
tCDR	Chip Disable to Data Retention Time	See Data Retention Timing Diagram		0	-	-	ns
tR	Operating Recovery Time		tRC <sup>(3)</sup>	-	-	-	ns

**NOTES :**

1. These characteristics are only applied to L-part.
2. Typical values are at the condition of TA= 25°C.
3. tRC is Read Cycle Time.




**DATA RETENTION TIMING DIAGRAM**



**PACKAGE INFORMATION**




**400 mil 32 pin Dual In Line Package (P)**

UNIT INCH(mm)



**400 mil 32 pin Small Outline Package (J)**

UNIT INCH(mm)



**ORDERING INFORMATION**

PART NO	SPEED	POWER	PACKAGE
HY638100PC	15/17/20/25		PDIP
HY628100LPC	15/17/20/25	L-part	PDIP
HY638100JC	15/17/20/25		SOJ
HY638100LJC	15/17/20/25	L-part	SOJ

