



3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)

IDT71V416YS
IDT71V416YL

Features

- ◆ 256K x 16 advanced high-speed CMOS Static RAM
- ◆ JEDEC Center Power / GND pinout for reduced noise.
- ◆ Equal access and cycle times
 - Automotive: 12/15/20ns
- ◆ One Chip Select plus one Output Enable pin
- ◆ Bidirectional data inputs and outputs directly LVTTTL-compatible
- ◆ Low power consumption via chip deselect
- ◆ Upper and Lower Byte Enable Pins
- ◆ Single 3.3V power supply
- ◆ Available in 44-pin, 400 mil plastic SOJ package and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Description

The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as 256K x 16. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs and automotive applications.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.


Functional Block Diagram



6817 drw 01

DECEMBER 2004

Pin Configurations - SOJ/TSOP



6817 drw 02

*Pin 28 can either be a NC or connected to Vss

Top View

Pin Configurations - 48 BGA



6817 tbl 11

Pin Descriptions

A0 - A17	Address Inputs	Input
\overline{CS}	Chip Select	Input
\overline{WE}	Write Enable	Input
\overline{OE}	Output Enable	Input
\overline{BHE}	High Byte Enable	Input
\overline{BLE}	Low Byte Enable	Input
I/O0 - I/O15	Data Input/Output	I/O
VDD	3.3V Power	Pwr
VSS	Ground	Gnd

6817 tbl 01

Truth Table⁽¹⁾

\overline{CS}	\overline{OE}	\overline{WE}	\overline{BLE}	\overline{BHE}	I/O0-I/O7	I/O8-I/O15	Function
H	X	X	X	X	High-Z	High-Z	Deselected - Standby
L	L	H	L	H	DATAOUT	High-Z	Low Byte Read
L	L	H	H	L	High-Z	DATAOUT	High Byte Read
L	L	H	L	L	DATAOUT	DATAOUT	Word Read
L	X	L	L	L	DATAIN	DATAIN	Word Write
L	X	L	L	H	DATAIN	High-Z	Low Byte Write
L	X	L	H	L	High-Z	DATAIN	High Byte Write
L	H	H	X	X	High-Z	High-Z	Outputs Disabled
L	X	X	H	H	High-Z	High-Z	Outputs Disabled

NOTE:

1. H = V_{IH} , L = V_{IL} , X = Don't care.

6817 tbl 03

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
V _{DD}	Supply Voltage Relative to V _{SS}	-0.5 to +4.6	V
V _{IN} , V _{OUT}	Terminal Voltage Relative to V _{SS}	-0.5 to V _{DD} +0.5	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _J	Junction Temperature Range	-40 to +150	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1	W
I _{OUT}	DC Output Current	50	mA

NOTE:

6817 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

SOJ/TSOP Capacitance

(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	7	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	8	pF

6817 tbl 02

48 BGA Capacitance

(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

6817 tbl 02b

- This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	V _{SS}	V _{DD}
Automotive Grade 1	-40°C to +125°C	0V	See Below
Automotive Grade 2	-40°C to +105°C	0V	See Below
Automotive Grade 3	-40°C to +85°C	0V	See Below
Automotive Grade 4	0°C to +70°C	0V	See Below

6817 tbl 05

Recommended DC Operating Conditions


Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	3.0	3.3	3.6	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{DD} +0.3 ⁽¹⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTE:

6817 tbl 06

- Refer to maximum overshoot/undershoot diagram below. The measured voltage at device pin must not exceed half sinusoidal wave with 2V peak and half period of 2ns.

Maximum Overshoot/Undershoot



6817 drw 12

DC Electrical Characteristics

(VDD = Min. to Max., Automotive Temperature Ranges)

Symbol	Parameter	Test Conditions	Automotive Temperature Grade	IDT71V416		Unit
				Min.	Max.	
I _{LI}	Input Leakage Current	V _{DD} = Max., V _{IN} = V _{SS} to V _{DD}	1 and 2	—	5	μA
			3 and 4	—	1	
I _{LO}	Output Leakage Current	V _{DD} = Max., \overline{CS} = V _{IH} , V _{OUT} = V _{SS} to V _{DD}	1 and 2	—	5	μA
			3 and 4	—	1	
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{DD} = Min.	—	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{DD} = Min.	—	2.4	—	V

6817 tbl 07

DC Electrical Characteristics^(1, 2, 3)

(VDD = Min. to Max., V_{LC} = 0.2V, V_{HC} = V_{DD} - 0.2V, Automotive Temperature Ranges)


Symbol	Parameter		71V416S/L12			71V416S/L15			71V416S/L20			Unit	
			Automotive Grade			Automotive Grade			Automotive Grade				
			1	2	3 and 4	1	2	3 and 4	1	2	3 and 4		
I _{CC}	Dynamic Operating Current CS ≤ V _{LC} , Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽³⁾	S	Max.	130	120	110	125	115	105	120	110	100	mA
		L	Max.	120	110	100	115	105	95	110	100	90	
			Typ. ⁽⁴⁾	85	85	85	80	80	80	80	80	80	
I _{SB}	Dynamic Standby Power Supply Current CS ≥ V _{HC} , Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽³⁾	S	Max.	65	65	65	55	55	50	50	50	50	mA
		L	Max.	50	50	45	45	45	40	40	40	40	
I _{SB1}	Full Standby Power Supply Current (static) CS ≥ V _{HC} , Outputs Open, V _{DD} = Max., f = 0 ⁽³⁾	S	Max.	20	20	20	20	20	20	20	20	20	mA
		L	Max.	10	10	10	10	10	10	10	10	10	

6817 tbl 8

NOTES:


- All values are maximum guaranteed values.
- All inputs switch between 0.2V (Low) and V_{DD} - 0.2V (High).
- f_{MAX} = 1/trc (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- Typical values are measured at 3.3V, 25°C and with equal read and write cycles. This parameter is guaranteed by device characterization but is not production tested.

AC Test Loads



6817 drw 03


Figure 1. AC Test Load



6817 drw 04

*Including jig and scope capacitance.

Figure 2. AC Test Load
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{ow}, and t_{whz})



6817 drw 05

Figure 3. Output Capacitive Derating

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

6817 tbl 09

AC Electrical Characteristics

(VDD = Min. to Max., Automotive Temperature Ranges)


Symbol	Parameter	71V416S/L12		71V416S/L15		71V416S/L20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	20	ns
t _{ACS}	Chip Select Access Time	—	12	—	15	—	20	ns
t _{CLZ} ^(1,2)	Chip Select Low to Output in Low-Z	4	—	4	—	4	—	ns
t _{CHZ} ^(1,2)	Chip Select High to Output in High-Z	—	6	—	7	—	8	ns
t _{OE}	Output Enable Low to Output Valid	—	6	—	7	—	8	ns
t _{OLZ} ^(1,2)	Output Enable Low to Output in Low-Z	0	—	0	—	0	—	ns
t _{OHZ} ^(1,2)	Output Enable High to Output in High-Z	—	6	—	7	—	8	ns
t _{OH}	Output Hold from Address Change	4	—	4	—	4	—	ns
t _{BE}	Byte Enable Low to Output Valid	—	6	—	7	—	8	ns
t _{BLZ} ^(1,2)	Byte Enable Low to Output in Low-Z	0	—	0	—	0	—	ns
t _{BHZ} ^(1,2)	Byte Enable High to Output in High-Z	—	6	—	7	—	8	ns
t _{PU} ⁽³⁾	Chip Select Low to Power Up	0	—	0	—	0	—	ns
t _{PD} ⁽³⁾	Chip Select High to Power Down	—	12	—	15	—	20	ns
WRITE CYCLE								
t _{WC}	Write Cycle Time	12	—	15	—	20	—	ns
t _{AW}	Address Valid to End of Write	8	—	10	—	10	—	ns
t _{CW}	Chip Select Low to End of Write	8	—	10	—	10	—	ns
t _{BW}	Byte Enable Low to End of Write	8	—	10	—	10	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WR}	Address Hold from End of Write	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	8	—	10	—	10	—	ns
t _{DW}	Data Valid to End of Write	6	—	7	—	8	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{OW} ^(1,2)	Write Enable High to Output in Low-Z	3	—	3	—	3	—	ns
t _{WHZ} ^(1,2)	Write Enable Low to Output in High-Z	—	7	—	7	—	8	ns

6817 tbl 10

NOTES:

- At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ}, t_{OHZ} is less than t_{OLZ}, and t_{WHZ} is less than t_{OW} for any given device.
- This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- This parameter is guaranteed by design and not production tested.

Timing Waveform of Read Cycle No. 1^(1,2,3)




NOTES:

- \overline{WE} is HIGH for Read Cycle.
- Device is continuously selected, \overline{CS} is LOW.
- \overline{OE} , \overline{BHE} , and \overline{BLE} are LOW.

6817 d06

Timing Waveform of Read Cycle No. 2⁽¹⁾




6817 drw 07

NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Address must be valid prior to or coincident with the later of \overline{CS} , \overline{BHE} , or \overline{BLE} transition LOW; otherwise t_{AA} is the limiting parameter.
3. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 1 (\overline{WE} Controlled Timing)^(1,2,4)




6817 drw 08


NOTES:

1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{BW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP} .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the \overline{CS} LOW or \overline{BHE} and \overline{BLE} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 2 ($\overline{\text{CS}}$ Controlled Timing)^(1,3)




Timing Waveform of Write Cycle No. 3 ($\overline{\text{BHE}}$, $\overline{\text{BLE}}$ Controlled Timing)^(1,3)



NOTES:

1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$, LOW $\overline{\text{BHE}}$ or $\overline{\text{BLE}}$, and a LOW $\overline{\text{WE}}$.
2. During this period, I/O pins are in the output state, and input signals must not be applied.
3. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.

Ordering Information



6817 drw 11a

Datasheet Document History

<u>Rev</u>	<u>Date</u>	<u>Page</u>	<u>Description</u>
0	12/17/04	p. 1-8	Released Automotive datasheet



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:

sramhelp@idt.com
800-544-7726

The IDT logo is a registered trademark of Integrated Device Technology, Inc.