GND [

SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

**ENT** 

9 LOAD

Internal Look-Ahead Circuitry for Fast Counting	D OR N PACKAGE (TOP VIEW)			
Carry Output for N-Bit Cascading				
Fully Synchronous Operation for Counting	CLR 1 16 V <sub>CC</sub>			
Package Options Include Plastic	CLK   2 15   RCO			
Small-Outline Packages and Standard	A U 3 14 U Q <sub>A</sub> B U 4 13 U Q <sub>B</sub>			
Plastic 300-mil DIPs	C			
	្ន័ក្សីរ អព្រីប			

#### description

This synchronous, presettable, 4-bit binary counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by

having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and 15. As presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function for the SN74F163A is synchronous and a low level at the clear (CLR) input sets all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP, ENT) inputs and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT if fed forward to enable RCO. RCO thus enabled will produce a high-level pulse while the count is 15 (HHHH). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input.


The SN74F163A features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN74F163A is characterized for operation from 0°C to 70°C.




SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

# logic symbol†




# † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## state diagram




SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

## logic diagram (positive logic)




SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol, each flip-flop



# logic diagram, each flip-flop (positive logic)




SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

## typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit



SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

	••• •	_			
		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	٧
lik.	Input clamp current			-18	mA
Юн	High-level output current			-1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C
<u> </u>			_		

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TI	ST CONDITIONS	MIN	түр‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -1 mA	2.5	3.4		v
∨он		V <sub>CC</sub> = 4.75 V,		2.7			L
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	٧
lı	***	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
lн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μА
<del>                                     </del>	ENP, CLK, A, B, C, D	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 0.5 V			- 0.6	
Iμ	ENT, LOAD					- 1.2	mA
"-	CLR					- 1.2	
los§	<u></u>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA
Icc		V <sub>CC</sub> = 5.5 V			37	55	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

2-112

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		<u> </u>		V <sub>CC</sub> =		MIN	MAX	UNIT
				MIN	MAX			
f <sub>clock</sub>	Clock frequency			0	100	0	90	MHz
	Pulse duration	CLK high or low (loading)	CLK high or low (loading)			5		
t <sub>W</sub>		CLK (counting)	High	4		4		ns
		CER (counting)	Low	6		7		
	Setup time	Data before CLK↑	High or low	5		5		
		LOAD and CLR before CLK↑	High	11		11.5		
t <sub>su</sub>		LOAD and CLR before CLR	Low	8.5		9.5		ns
		ENP and ENT before CLK↑	High	11		11.5		
		ENF and ENT belore CERT	Low	5		5		
th	Hold time	Data after CLK1	High or low	2		2		
		LOAD and CLR after CLK1	High	2		2		
		LOAD and CLH after CLK	Low	0		0		ns
		ENP and ENT after CLK↑	High or low	0		0		

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>i</sub>	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>		
			MIN	TYP	MAX	MIN	MAX		
fmax			100	120		90		MHz	
t <sub>PLH</sub>	CLK (LOAD high)	-10	2.7	5.1	7.5	2.7	8.5		
<sup>t</sup> PHL		Any Q	2.7	7.1	10	2.7	. 11	ns	
tPLH .	CLK (LOAD low)	4	3.2	5.6	8.5	3.2	9.5		
<sup>t</sup> PHL		Any Q	3.2	5.6	8.5	3.2	9.5	ns	
<sup>t</sup> PLH	CLK	RCO	4.2	9.6	14	4.2	15	пв	
tPHL .			4.2	9.6	14	4.2	15		
t <sub>PLH</sub>	ENT	RCO	1.7	4.1	7.5	1.7	8.5		
<sup>t</sup> PHL		ноо	1.7	4.1	7.5	1.7	8.5	ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

