

## 4-STAGE PRESETTABLE RIPPLE COUNTERS


- LOW POWER CONSUMPITION: TYPICALLY 80 mW
- ASYNCHRONOUS PRESETTABLE
- EASY MULTISTAGE CASCADING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- HIGH COUNTING RATES: TYPICALLY 70 MHz
- ASYNCHRONOUS MASTER RESET
- CHOICE OF COUNTING MODES: BCD, BI-QUINARY, BINARY
- FULLY TTL AND CMOS COMPATIBLE


#### DESCRIPTION

The T74LS196 decade counter is partioned into divide-by-two and divide-by five section which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50 % duty cycle output. The T74LS197 contains divideby-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achive typical count rates of 70 MHz and power dissipation of only 80 mW. Both circuit types have Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data Inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.

## PIN NAMES

CP <sub>0</sub>	Clock (Active LOW Going Edge) Input to Divide-by-Two Section
CP <sub>1</sub>	Clock (Active LOW Going Edge) Input to Divide-by-Five Section (LS196)
CP <sub>1</sub>	Clock (Active LOW Going Edge) Input to Divide-by-Eight Section (LS197)
MR	Master Reset (Active LOW) Input
PL	Parallel Load (Active LOW) Input
P <sub>0</sub> -P <sub>3</sub>	Data Inputs
Q <sub>0</sub> -Q <sub>3</sub>	Outputs





#### **ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	- 0.5 to 7	٧
VI	Input Voltage. Applied to Input	- 0.5 to 15	٧
Vo	Output Voltage, Applied to Output	- 0.5 to 10	V
lı .	Input Current, Into Inputs	- 30 to 5	mA
lo	Output Current. Into Outputs	60	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **GUARANTEED OPERATING RANGE**

ĺ	Part Numbers	Supply Voltage			Temperature
	rait Numbers	Min.	Тур.	Max.	remperature
	T74LS196/197XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

#### **FUNCTIONAL DESCRIPTION**

The LS196 and LS197 are asynchronous presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all section having a separate Clock input. In the counting modes, the state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously bacause of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The  $\overline{\mathsf{CP}}_0$  input serves the  $\mathsf{Q}_0$  flip-flop in both circuit types while the  $\overline{CP}_1$  serves the divide-byfive or divide-by-eight section. The Q<sub>0</sub> output is designed and specified to drive the rated fan-out plus the CP<sub>1</sub> input. With the input frequency connected to  $\overline{CP_0}$  and  $Q_0$  driving  $\overline{CP_1}$ , the LS197 form a strightforward module-16 counter, with Q0 the least significant output and Q3 the most significant

output.

The LS196 Decade Counter can be connecetd up to operate in two different count sequences, as indicated in the Table A. With the input frequency connected to  $\overline{CP}_0$  and with  $Q_0$  driving  $\overline{CP}_1$ , the circuit counts in the BCD (8, 4, 2, 1) sequence.


With the input frequency connected to  $\overline{CP}_1$  and  $Q_3$  driving  $\overline{CP}_0$ ,  $Q_0$  becomes the low frequency output and as a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the later (biquinary) configuration because of the interstage gating delay within the divide-by-five section. The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data ( $P_0$ - $P_3$ ) inputs into flip-flops. While PL is LOW, the counters act as trasparent latches and any change in the  $P_n$  inputs will be reflected in the outputs.

#### TRUTH TABLE

	INPUTS		RESPONSE
MR	PL	CP	TILGF ONSE
L	X	X	Reset (Clear)
Н	L	X	Parallel Load
Н	Н	L	Count

H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care. \_ = HIGH to LOW Clock Transition

## LOGIC DIAGRAMS



**TABLE A: LS196 COUNT SEQUENCES** 

	DECA	DE (NOTE	1)		BI-QUINARY (NOTE 2)					
COUNT	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	COUNT	Q <sub>0</sub>	$Q_3$	Q <sub>2</sub>	Q <sub>1</sub>	
0	L.	L	L	L	0	L	L	L	L	
1	L	L	L	Н	1	L	L	L	Н	
2	L	L	_ н	L	2	L	L	Н	Ł	
3	L	L	Н	Н	3	L	L	Н	Н	
4	L	Н	L	L	4	L	Н	L	L	
5	L	Н	L	Н	5	Н	L	L	L	
6	L.	H	Н	L	6	Н	L	L	Н	
7	L	Н	Н	Н	7	Н	L	Н	L	
8	Н	L	Ĺ	L	8	Н	L	Н	Н	
9	Н	L	L	Н	9	Н	Н	L	L	

 $\begin{array}{lll} \textbf{Notes:} & \textbf{1. Signal Applied to } \overline{\underline{CP_0}}, \ Q_0 \ \text{connected to } \overline{\underline{CP_1}} \\ \textbf{2. Signal Applied to } \overline{CP_1}, \ Q_3 \ \text{connected to } \overline{CP_0} \\ \end{array}$ 

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter		Limits		Test Condition (note 1)		Unit
Syllibol	Faranietei	Min.	Typ. (*)	Max.			
V <sub>IH</sub>	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Inputs		٧
VIL	Input LOW Voltage			8.0	Guaranteed Input for All Inputs	LOW Voltage	٧
V <sub>CD</sub>	Input Clamp Diode Voltage		- 0.65	- 1.5	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -	18 mA	٧
V <sub>OH</sub>	Output HIGH Voltage	2.7	3.4		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 400 μA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table		V
VOL	Output LOW Voltage		0.25	0.4	I <sub>OL</sub> = 4.0 mA V		٧
			0.35	0.5	1. 00 1	IN = VIH or VIL er Truth Table	V
I <sub>tH</sub>	Input HIGH Current $\overrightarrow{PL}$ , $P_0$ , $P_1$ , $P_2$ , $P_3$ $\overrightarrow{MR}$ , $\overrightarrow{CP_0}$ , $\overrightarrow{CP_1}$ (LS197) $\overrightarrow{GP_1}$ (LS196)			20 40 80	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	2.7 V	μ <b>Α</b> : :
	PL. P <sub>0</sub> . P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> MR, CP <sub>0</sub> , CP <sub>1</sub> (LS197) CP <sub>1</sub> (LS196)			0.1 0.2 0.4	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	V <sub>IN</sub> = 5.5 V	
l <sub>i</sub>	Input LOW Current PL, P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> MR CP <sub>0</sub> CP <sub>1</sub> (LS196) CP <sub>1</sub> (LS197)			- 0.36 - 0.72 - 2.4 - 2.8 - 1.3	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	0.4 V	mA
los	Output Short Circuit Current (note 2)	- 20		- 100	V <sub>CC</sub> = MAX V <sub>OUT</sub>	= 0 V	mA

Notes: 1 For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2. Note more than one output should be shorted at a time. (\*) Typical values are at  $V_{CC}=5$  0 V.  $T_A=25$  °C.

## AC CHARACTERISTICS: TA = 25 °C (L196)

Symbol	Parameter		Limits			T4 Odistan-	
Syllibol	raiametei	Min.	Тур.	Max.	Test Conditions	Conditions	Units
f <sub>MAX</sub>	Input Count Frequency	30	40		Figures 1		MHz
t <sub>PLH</sub>	Propagation Delay, CP <sub>0</sub> Input to Q <sub>0</sub> Outputs		8 13	15 20	Figures 1		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>1</sub> Input to Q <sub>1</sub> Outputs		16 22	24 33			ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>1</sub> Input to Q <sub>2</sub> Outputs		38 41	57 62		V <sub>CC</sub> = 5.0 V	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>1</sub> Input to Q <sub>3</sub> Outputs		12 30	18 45		C <sub>L</sub> = 15 pF	ns
tp <sub>L</sub> H t <sub>PHL</sub>	Propagation Delay, P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> Inputs to Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> Outputs		20 29	30 44	Figures 2		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, PL Inputs to Any Outputs		27 30	41 45	Figures 3		ns
t <sub>PHL</sub>	Propagation Delay, MR Inputs to Any Outputs		34	51	Figures 4		ns

# AC CHARACTERISTICS: TA = 25 °C (LS197)

Cumbal	Parameter		Limits		Test Conditions		l Imite
Symbol	Parameter	Min.	Тур.	Max.	rest	Conditions	Units
f <sub>MAX</sub>	Input Count Frequency	30	40		Figures 1		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>0</sub> Input to Q <sub>0</sub> Outputs		8 14	15 21	Figures 1		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>1</sub> Input to Q <sub>1</sub> Outputs		12 23	19 35			ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>1</sub> Input to Q <sub>2</sub> Outputs		34 42	51 63		V <sub>CC</sub> = 5.0 V	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, CP <sub>1</sub> Input to Q <sub>3</sub> Outputs		55 63	78 95		C <sub>L</sub> = 15 pF	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> Inputs to Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub> Outputs		18 29	27 44	Figures 2		ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay. PL Inputs to Any Outputs		26 30	39 45	Figures 3		ns
t <sub>PHL</sub>	Propagation Delay. MR Inputs to Any Outputs		34	51	Figures 4		ns

				_
AC SET	-UP RF(	HIREME	NTS TA	= 25 °C

Symbol	Parameter		Limits			Test Conditions	
Symbol	raiametei	Min.	Тур.	Max.	Test	Conditions	Units
tw	CP <sub>0</sub> Pulse Width	20			Figure 1		ns
tw	CP <sub>1</sub> Pulse Width	30					ns
tw	PL Pulse Width	20			Figure 3		ns
tw	MR Pulse Width	15			Figure 4	Vcc = 5.0 V	ns
t <sub>s</sub> L	Set-Up Time LOW	15			Figure 6	100 - 515 1	ns
t <sub>h</sub> L	Hold Time LOW	20					ns
t₅H	Set-Up Time HIGH	10					ns
t₀H	Hold Time HIGH	20					ns
t <sub>rec</sub>	Recovery Time	30			Figure 5		ns

## **DEFINITION OF TERMS:**

SET-UP TIME ( $t_s$ ): is defined as the minimum time required for the corret logic level to be present at the logic input prior the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t<sub>h</sub>): is defined as the minimum time following the clock transition from LOW to HIGH at which the logiclevel must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be relased prior to the clock transitio from LOW to HIGH and still be recognized.

RECOVERY TIME (trec): is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

### **AC WAVEFORM**

Fig 1.




Fig 2.




Fig 3.




Fig 4.





Fig 5.



The shaded areas indicate when the input is permitted to change for predictable output performance