### SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS677D – SEPTEMBER 1996 – REVISED MARCH 2000

24

40E 🛛

25 30E

SN54ABTH16244 . . . WD PACKAGE **Members of the Texas Instruments** SN74ABTH16244 . . . DGG, DGV, OR DL PACKAGE Widebus<sup>™</sup> Family (TOP VIEW) State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation 1OE 48 20E Latch-Up Performance Exceeds 500 mA Per 47 🛛 1A1 1Y1 🛛 2 JESD 17 1Y2 3 46 1A2 GND 🛛 4 45 GND • Typical VOLP (Output Ground Bounce) 1Y3 5 44 🛛 1A3 <1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C 1Y4 6 43 AA4 Distributed V<sub>CC</sub> and GND Pins Minimize V<sub>CC</sub> [] 7 42 V<sub>CC</sub> **High-Speed Switching Noise** 2Y1 8 41 2A1 Flow-Through Architecture Optimizes PCB 2Y2 🛛 9 40 🛛 2A2 Layout GND 10 39 GND • High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>) 2Y3 11 38 2A3 • **Bus Hold on Data Inputs Eliminates the** 37 2A4 2Y4 🛛 12 Need for External Pullup/Pulldown 3Y1 🛛 13 36 3A1 Resistors 3Y2 14 35 3A2 34 GND GND 15 ESD Protection Exceeds 2000 V Per 3Y3 33 3A3 MIL-STD-883, Method 3015; Exceeds 200 V 16 3Y4 🛛 17 32 3A4 Using Machine Model (C = 200 pF, R = 0) 31 V<sub>CC</sub> 18 VCCL Package Options Include Plastic Shrink 4Y1 🛛 19 30 4A1 Small-Outline (DL), Thin Shrink 29 4A2 4Y2 20 Small-Outline (DGG), Thin Very GND 21 28 GND Small-Outline (DGV) Packages, and 380-mil 4Y3 🛛 22 27 4A3 Fine-Pitch Ceramic Flat (WD) Packages 26 4A4 4Y4 23

### description

The 'ABTH16244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16244 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH16244 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS677D – SEPTEMBER 1996 – REVISED MARCH 2000

FUNCTION TABLE (each buffer)									
INPUTS OUTPUT									
OE	Α	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							


# logic symbol<sup>†</sup>

10E 20E 30E 40E	1 48 25 24	EN1 EN2 EN3 EN4				
1A1	47		1	1 ▽	2	1Y1
1A2	46	<u> </u>	·		3	1Y2
1A3	44	<u> </u>			5	1Y3
1A4	43	<u> </u>			6	1Y4
2A1	41	<u> </u>	1	2 🗸	8	2Y1
2A1	40	<u> </u>		~ ~	9	2Y2
2A2	38	├──			11	2Y3
2A3 2A4	37				12	213 2Y4
3A1	36		1	3 ▽	13	3Y1
3A1	35	┣───	1	3 v	14	3Y2
3A2	33				16	3Y3
3A3 3A4	32				17	313 3Y4
3A4 4A1	30	┣──	4	4 ▽	19	
4A1 4A2	29	┣───	1	4 ~	20	4Y1
	27	┣──			22	4Y2
4A3 4A4	26	┣──			23	4Y3
4A4						4Y4

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	. –0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABTH16244	96 mA
SN74ABTH16244	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



## recommended operating conditions (see Note 3)

			SN54ABT	H16244	SN74ABT	H16244	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage					0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TERTO	Т	A = 25°C	2	SN54ABT	H16244	SN74ABTH16244		UNIT		
PARAMETER	TESTC	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
	V <sub>CC</sub> = 4.5 V,	IOH = -3 mA	2.5			2.5		2.5			
Maria	$V_{CC} = 5 V,$	I <sub>OH</sub> = -3 mA	3			3		3		V	
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V	
	VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
Ve	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL	VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>			100						mV		
l	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μΑ	
ha is	V <sub>CC</sub> = 4.5 V	VI = 0.8 V	100			100		100		μA	
ll(hold)	VCC = 4.3 V	V <sub>I</sub> = 2 V	-40			-40		-40		μΛ	
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ	
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μΑ	
l <sub>off</sub>	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μΑ	
ICEX	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA	
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	V <sub>CC</sub> = 5.5 V,	Outputs high			3		3		3		
ICC	$I_{O} = 0,$	Outputs low			32		32		32	mA	
	$V_I = V_{CC} \text{ or } GND$	Outputs disabled			3		3		3		
∆I <sub>CC</sub> §	$V_{CC} = 5.5 V$ , One in Other inputs at $V_{CC}$			1.5		1.5		1.5	mA		
Ci	VI = 2.5 V or 0.5 V			3						pF	
Co	V <sub>O</sub> = 2.5 V or 0.5 V			8						рF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



# SN54ABTH16244, SN74ABTH16244 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABTI	116244	SN74ABTI	UNIT	
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	V	1	2.3	3.2	0.7	3.6	1	3.5	ns
<sup>t</sup> PHL	A	T	1	2.6	3.7	0.5	4.2	1	4.1	115
<sup>t</sup> PZH	OE	V	1	3	3.8	0.7	4.9	1	4.8	ns
<sup>t</sup> PZL	OE	I	1	3.2	4	0.9	5.3	1	4.8	115
<sup>t</sup> PHZ	OE	×	1	3.6	4.4	0.7	5.3	1	4.8	ns
<sup>t</sup> PLZ	UE	ſ	1	2.9	3.7	1	4.6	1	4.1	115



# SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS677D – SEPTEMBER 1996 – REVISED MARCH 2000



## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

#### Product Folder: SN54ABTH16244, 16-Bit Buffers/Drivers With 3-State Outputs



# PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | USER GUIDES | MORE LITERATURE

#### PRODUCT SUPPORT: TRAINING

#### SN54ABTH16244, 16-Bit Buffers/Drivers With 3-State Outputs DEVICE STATUS: ACTIVE

PARAMETER NAME         SN54ABT           Voltage Nodes (V)         5           Vcc range (V)         4.5 to 5.5	H16244 <u>SN74ABTH16244</u> 5
· • • • • • • • • • • • • • • • • • • •	5
Vcc range $(V)$ 4.5 to 5.5	
vec range (v) 4.5 to 5.5	4.5 to 5.5
Input Level TTL	TTL
Output Level TTL	TTL
No. of Outputs 16	
Output Drive (mA)	-32/64
tpd max (ns)	4.1
Static Current	17.5
Logic True	

#### FEATURES

▲Back to Top

- Members of the Texas Instruments Widebus<sup>TM</sup> Family
- State-of-the-Art *EPIC*-II *B*<sup>TM</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical  $V_{OLP}$  (Output Ground Bounce) <1 V at  $V_{CC}$  = 5 V,  $T_A$  = 25°C
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- · Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

```
DESCRIPTION
```

▲Back to Top

The 'ABTH16244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE\) inputs.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH16244 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

To view the following documents, Acrobat Reader 4.0 is required.

▲Back to Top

### Product Folder: SN54ABTH16244, 16-Bit Buffers/Drivers With 3-State Outputs

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET	▲Back to Top
l datasheet in Acrobat PDF: sn54abth16244.pdf (107	
<b>*</b> ``	
APPLICATION NOTES	▲Back to Top
ew Application Notes for <u>Digital Logic</u>	
Advanced BiCMOS Technology (ABT) Logic Charac	terization Information (Rev. B) (SCBA008B - Updated: 06/01/1997)
Advanced BiCMOS Technology (ABT) Logic Enables	s Optimal System Design (Rev. A) (SCBA001A - Updated: 03/01/1997)
Bus-Interface Devices With Output-Damping Resis	stors Or Reduced-Drive Outputs (Rev. A) (SCBA012A - Updated: 08/01/1997)
• Designing With Logic (Rev. C) (SDYA009C - Update	ed: 06/01/1997)
• Evaluation of Nickel/Palladium/Gold-Finished Surfa	ace-Mount Integrated Circuits (SZZA026 - Updated: 06/20/2001)
• Family of Curves Demonstrating Output Skews for	Advanced BiCMOS Devices (Rev. A) (SCBA006A - Updated: 12/01/1996)
• Implications of Slow or Floating CMOS Inputs (Rev	7. C) (SCBA004C - Updated: 02/01/1998)
Input and Output Characteristics of Digital Integra	ted Circuits (SDYA010 - Updated: 10/01/1996)
• Live Insertion (SDYA012 - Updated: 10/01/1996)	
• Power-Up 3-State (PU3S) Circuits in TI Standard I	ogic Devices (SZZA033 - Updated: 05/10/2002)
• Quad Flatpack No-Lead Logic Packages (Rev. C) (S	SCBA017C - Updated: 11/22/2002)
• TI IBIS File Creation, Validation, and Distribution I	Processes (SZZA034 - Updated: 08/29/2002)
Understanding Advanced Bus-Interface Products E	Design Guide (SCAA029, 253 KB - Updated: 05/01/1996)

• Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE

Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

USER GUIDES

Back to Top

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AVAILABILITY/PKG													
DEVICE INFORMATION Updated Daily								TI INVENTORY STATU of 09:00 AM GMT, 17 Apr			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE   PINS	<u>TEMP (°C)</u>	<u>DSCC</u> <u>NUMBER</u>	PRODUCT CONTENT	<u>BUDGETARY</u> <u>PRICING</u> QTY   \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	<u>IN PROGRESS</u> QTY   DATE	LEAD TIME	<u>DISTRIBUTOR</u> COMPANY   REGION	IN STOCK	PURCHASE
5962-9762401QXA	ACTIVE	<u>CFP</u> (WD)   48	-55 TO 125		<u>View Contents</u>	1KU   22.39	1	<u>0</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>		
SNJ54ABTH16244WD	ACTIVE	<u>CFP</u> (WD)   48	-55 TO 125	5962- 9762401QXA	View Contents	1KU   22.39	1	<u>471</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>		

Table Data Updated on: 4/17/2003

Product Folder: SN54ABTH16244, 16-Bit Buffers/Drivers With 3-State Outputs

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Terms of Use</u>