

54ACT11646, 74ACT11646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED MARCH 1990

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs

description

These devices consist of bus transceiver circuits, 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). Figure 1 illustrates the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable (\bar{G}) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent model) data. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable \bar{G} is active (low). In the isolation mode (control \bar{G} high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 54ACT11646 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11646 is characterized for operation from -40°C to 85°C.


EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains
PRODUCTION DATA information current as of
publication date. Products conform to specifications
per the terms of Texas Instruments standard
warranty. Production packaging does not necessarily
include testing of all parameters.

54ACT11646 . . . JT PACKAGE
74ACT11646 . . . DW OR NT PACKAGE
(TOP VIEW)



54ACT11646 . . . FK PACKAGE
(TOP VIEW)




Copyright © 1990, Texas Instruments Incorporated

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


54ACT11646, 74ACT11646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

D2957, JULY 1987 - REVISED MARCH 1990




1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
BUS B TO BUS A




1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
BUS A TO BUS B



1	14	28	16	27	15
X	X	CAB	CBA	SAB	SBA
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



1	14	28	16	27	15
G	DIR	CAB	CBA	SAB	SBA
L	L	X	HorL	X	H

TRANSFER STORED DATA
TO A OR B

FIGURE 1. BUS-MANAGEMENT FUNCTIONS

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11646, 74ACT11646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS


D2957, JULY 1987 - REVISED MARCH 1990

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
G	DIR	CAB	CBA	SAB	SBA	A1 THRU AB	B1 THRU BB	
X	X	↑	X	X	X	Input	Unspecified [†]	Store A, B unspecified [†]
X	X	X	↑	X	X	Unspecified [†]	Input	Store B, A unspecified [†]
H	X	↑	↑	X	X	Input	Input	Store A and B Data
H	X	H or L	H or L	X	X			Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus
L	H	H or L	X	H	X			Stored A Data to B Bus


[†]The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

functional block diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

logic symbol[‡]



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54ACT11646, 74ACT11646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS**

D2957. JULY 1987. REVISED MARCH 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V	
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V	
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V	
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	± 50 mA	
Continuous output current, I _O (V _O = 0 to V _{CC})	± 50 mA	
Continuous current through V _{CC} or GND pins	± 200 mA	
Storage temperature range	-65°C to 150°C	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

	54ACT11646		74ACT11646		UNIT
	MIN	MAX	MIN	MAX	
V _{CC} Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH} High level input voltage	2		2		V
V _{IL} Low-level input voltage		0.8		0.8	V
V _I Input voltage	0	V _{CC}	0	V _{CC}	V
V _O Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH} High level output current		24		24	mA
I _{OL} Low-level output current		24		24	mA
Δt/Δv Input transition rise or fall rate	0	10	0	10	ns/V
T _A Operating free-air temperature	55	125	40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2-12

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11646, 74ACT11646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

D2957, JULY 1987 REVISED MARCH 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11646		74ACT11646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = 50 μ A	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I _{OH} = 24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I _{OH} = 50 mA [†]	5.5 V				3.85				
V _{OL}	I _{OL} = 50 μ A	4.5 V		0.1		0.1		0.1		V
		5.5 V		0.1		0.1		0.1		
	I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I _{OL} = 50 mA [†]	5.5 V				1.65				
I _{OZ} A or B ports [‡]	I _{OL} = 75 mA [†]	5.5 V						1.65		μ A
	V _O = V _{CC} or GND	5.5 V		± 0.5		± 10		+ 5		
	I _I = G or DIR	5.5 V		± 0.1		± 1		+ 1		
	I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8	160		80		
	$\Delta I_{CC}^§$	5.5 V		0.9		1		1		
C _i	V _I = V _{CC} or GND	5 V		4.5						pF
C _o	V _O = V _{CC} or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements, V_{CC} = 5 ± 0.5 V (see Note 2)

		T _A = 25°C			54ACT11646		74ACT11646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	
f _{clock}	Clock frequency	0	105	0	105	0	105	0	MHz
t _w	Pulse duration, CAB or CBA high or low	4.8		4.8		4.8		4.8	ns
t _{su}	Setup time, A before CLK [†] or B before CBA [†]	4.5		4.5		4.5		4.5	ns
t _h	Hold time, A after CAB [†] or B after CBA [†]	2.5		2.5		2.5		2.5	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11646, 74ACT11646
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

D2957, JULY 1987 - REVISED MARCH 1990

switching characteristics, V_{CC} = 5 V ± 0.5 V (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54ACT11646		74ACT11646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			105			105		105		MHz
t _{PLH}	A or B	B or A	1.5	7.3	10.1	1.5	12.5	1.5	11.5	ns
t _{PHL}			1.5	7.2	11	1.5	12.9	1.5	12	
t _{PZH}	Ḡ	A or B	1.5	7.7	12.8	1.5	15.5	1.5	14.4	ns
t _{PZL}			1.5	9.2	13.8	1.5	16.7	1.5	15.3	
t _{PHZ}	Ḡ	A or B	1.5	8.6	10.7	1.5	12.3	1.5	11.6	ns
t _{PLZ}			1.5	7.8	9.7	1.5	11.2	1.5	10.6	
t _{PLH}	CBA or CAB	A or B	1.5	8.8	11.9	1.5	14.7	1.5	13.5	ns
t _{PHL}			1.5	10	13.4	1.5	15.9	1.5	14.9	
t _{PZH}	DIR	A or B	1.5	10.2	13.7	1.5	16.7	1.5	15.3	ns
t _{PZL}			1.5	10.9	14.8	1.5	18	1.5	16.5	
t _{PHZ}	DIR	A or B	1.5	7.9	10.5	1.5	11.8	1.5	11.3	ns
t _{PLZ}			1.5	7.3	9.5	1.5	10.7	1.5	10.3	
t _{PLH}	SBA or SAB (A or B high)	A or B	1.5	6.7	10.3	1.5	12.4	1.5	11.5	ns
t _{PHL}			1.5	9.1	12.1	1.5	14.5	1.5	13.5	
t _{PLH}	SBA or SAB (A or B low)	A or B	1.5	8	10.9	1.5	13.6	1.5	12.4	ns
t _{PHL}			1.5	8.1	11.9	1.5	14	1.5	13.1	

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS		TYP	UNIT
	Outputs enabled	Outputs disabled		
C _{pd} Power dissipation capacitance per transceiver	C _L 50 pF, f = 1 MHz		63 14	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2-14

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265