

## Description

The devices listed below are fast-page dynamic RAMs organized as 1M words by 16 bits and designed to operate from a single power supply. Optional features are power supply voltage (+5 V or +3.3 V), a new refresh mode called "self-refresh," and the number of cycles in a refresh period.

$\mu$ PD	Power	Self-Refresh	Refresh Cycles
4216160	+5 V	—	4096 in 64 ms
160L	+3.3 V	—	
42S16160	+5 V	✓	4096 in 256 ms
160L	+3.3 V	✓	
4217160	+5 V	—	2048 in 32 ms
160L	+3.3 V	—	
42S17160	+5 V	✓	2048 in 256 ms
160L	+3.3 V	✓	
4218160	+5 V	—	1024 in 16 ms
160L	+3.3 V	—	
42S18160	+5 V	✓	1024 in 256 ms
160L	+3.3 V	✓	

**Note:** Letters L and S denote 3.3-volt and self-refresh devices, respectively.

Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation while an on-chip circuit internally generates the negative voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by  $\overline{UCAS}$  and  $\overline{LCAS}$  independent of  $\overline{RAS}$ . After a valid read or read-modify-write cycle, upper or lower byte data is held on the outputs by maintaining  $\overline{UCAS}$  or  $\overline{LCAS}$  low. Data outputs return to high impedance when  $\overline{UCAS}$  or  $\overline{LCAS}$  goes high. Fast-page read and write cycles can be executed by cycling  $\overline{UCAS}$  or  $\overline{LCAS}$ .

Refreshing may be accomplished by a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle (CBR) that internally generates the refresh addresses.

For the 4216/42S16,  $\overline{RAS}$  only refresh cycles and normal read or write cycles on the 4096 address combinations of  $A_0 - A_{11}$  will refresh all memory locations. Bits  $A_0 - A_{11}$  are used for row and refresh addresses,  $A_0 - A_7$  for column addresses.

For the 4217/42S17,  $\overline{RAS}$  only refresh cycles and normal read or write cycles on the 2048 address combinations of  $A_0 - A_{10}$  will refresh all memory locations. Bits  $A_0 - A_{10}$  are used for row and refresh addresses,  $A_0 - A_8$  for column addresses.

For the 4218/42S18,  $\overline{RAS}$  only refresh cycles and normal read or write cycles on the 1024 address combinations of  $A_0 - A_9$  will refresh all memory locations. Bits  $A_0 - A_9$  are used for row, refresh, and column addresses.

The self-refresh mode is entered by holding  $\overline{RAS}$  and  $\overline{CAS}$  low for longer than 100  $\mu$ s during a CBR cycle. Detection of this long  $\overline{RAS}$  time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200  $\mu$ A (+5 V) or 80  $\mu$ A (+3.3 V). Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.

Battery backup current  $I_{CC6}$  is defined as the current consumption when the device is in standby mode ( $\overline{RAS} \geq V_{CC} - 0.2$  V) and very-slow (extended) CBR cycles are being performed.

## Features

- 1,048,576 by 16-bit organization
- Single power supply: +5-volt or +3.3-volt
- Fast-page option
- Low-power operation
- Byte read/write control with  $\overline{UCAS}$  and  $\overline{LCAS}$
- $\overline{CAS}$  before  $\overline{RAS}$  refreshing
- Self-refresh option (slow internal automatic refresh)
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched three-state outputs
- Low input capacitance
- Multiplexed row and column addresses
- 42-pin SOJ and 50/44-pin TSOP plastic packages

Pin Configurations

42-Pin Plastic SOJ

4218/42S18, 4217/42S17, 4218/42S18			
V <sub>CC</sub>	1	42	GND
I/O <sub>1</sub>	2	41	I/O <sub>16</sub>
I/O <sub>2</sub>	3	40	I/O <sub>15</sub>
I/O <sub>3</sub>	4	39	I/O <sub>14</sub>
I/O <sub>4</sub>	5	38	I/O <sub>13</sub>
V <sub>CC</sub>	6	37	GND
I/O <sub>5</sub>	7	36	I/O <sub>12</sub>
I/O <sub>6</sub>	8	35	I/O <sub>11</sub>
I/O <sub>7</sub>	9	34	I/O <sub>10</sub>
I/O <sub>8</sub>	10	33	I/O <sub>9</sub>
NC	11	32	NC
NC	12	31	LCAS
WE	13	30	UCAS
RAS	14	29	OE
*A <sub>11</sub>	15	28	A <sub>9</sub>
*A <sub>10</sub>	16	27	A <sub>8</sub>
A <sub>0</sub>	17	26	A <sub>7</sub>
A <sub>1</sub>	18	25	A <sub>6</sub>
A <sub>2</sub>	19	24	A <sub>5</sub>
A <sub>3</sub>	20	23	A <sub>4</sub>
V <sub>CC</sub>	21	22	GND

\* Pin 15 is NC for 4217/42S17 and 4218/42S18  
 Pin 16 is NC for 4218/42S18.


83FM-6624A

Pin Identification


Name	Function
A <sub>0</sub> - A <sub>11</sub>	Address inputs
I/O <sub>1</sub> - I/O <sub>16</sub>	Data inputs and outputs
LCAS, UCAS	Column address strobes
OE	Output enable
RAS	Row address strobe
WE	Write enable
GND	Ground
V <sub>CC</sub>	+ 5-volt or + 3.3-volt power supply
NC	No connection

### Pin Configurations (cont)


#### 50/44-Pin Plastic TSOP (Normal Pinouts)



#### 50/44-Pin Plastic TSOP (Reverse Pinouts)



Block Diagram



Truth Table

Function	RAS	LCAS	UCAS	WE	OE	I/O <sub>1</sub> - I/O <sub>8</sub>	I/O <sub>9</sub> - I/O <sub>16</sub>
Standby	H	X	X	X	X	High-Z	High-Z
Refresh cycle	L	H	H	X	X	High-Z	High-Z
Byte read cycle	L	L	H	H	L	Data output	High-Z
	L	H	L	H	L	High-Z	Data output
Word read cycle	L	L	L	H	L	Data output	Data output
	L	L	L	H	L	Data output	Data output
Byte write cycle	L	L	H	L	H	Data input	---
	L	H	L	L	H	---	Data input
Word write cycle	L	L	L	L	H	Data input	Data input
	L	L	L	H	H	High-Z	High-Z

X = don't care.

### Ordering Information, μPD4216160 (+ 5-volt power; 4096 refresh cycles)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD4216160LE-50	50 ns	35 ns	350 μA	42-pin plastic SOJ
LE-60	60 ns	40 ns		
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD4216160G5-50	50 ns	35 ns	350 μA	50/44-pin plastic TSOP (normal pinouts)
G5-60	60 ns	40 ns		
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD4216160G5M-50	50 ns	35 ns	350 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-60	60 ns	40 ns		
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

### Ordering Information, μPD4216160L (+ 3.3-volt power; 4096 refresh cycles)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD4216160LLE-A60	60 ns	40 ns	140 μA	42-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD4216160LG5-A60	60 ns	40 ns	140 μA	50/44-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD4216160LG5M-A60	60 ns	40 ns	140 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

**Ordering Information, μPD42S16160 (+ 5-volt power; 4096 refresh cycles; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD42S16160LE-50	50 ns	35 ns	350 μA	42-pin plastic SOJ
LE-60	60 ns	40 ns		
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD42S16160G5-50	50 ns	35 ns	350 μA	50/44-pin plastic TSOP (normal pinouts)
G5-60	60 ns	40 ns		
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD42S16160G5M-50	50 ns	35 ns	350 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-60	60 ns	40 ns		
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

**Ordering Information, μPD42S16160L (+ 3.3-volt power; 4096 refresh cycles; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD42S16160LE-A60	60 ns	40 ns	140 μA	42-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD42S16160LG5-A60	60 ns	40 ns	140 μA	50/44-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD42S16160LG5M-A60	60 ns	40 ns	140 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

### Ordering Information, μPD4217160 (+ 5-volt power; 2048 refresh cycles)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD4217160LE-50	50 ns	35 ns	300 μA	42-pin plastic SOJ
LE-60	60 ns	40 ns		
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD4217160G5-50	50 ns	35 ns	300 μA	50/44-pin plastic TSOP (normal pinouts)
G5-60	60 ns	40 ns		
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD4217160G5M-50	50 ns	35 ns	300 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-60	60 ns	40 ns		
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

### Ordering Information, μPD4217160L (+ 3.3-volt power; 2048 refresh cycles)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD4217160LLE-A60	60 ns	40 ns	120 μA	42-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD4217160LG5-A60	60 ns	40 ns	120 μA	50/44-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD4217160LG5M-A60	60 ns	40 ns	120 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

## $\mu$ PD421x160/L, 42S1x160/L

### Ordering Information, $\mu$ PD42S17160 (+ 5-volt power; 2048 refresh cycles; self-refresh mode)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
$\mu$ PD42S17160LE-50	50 ns	35 ns	300 $\mu$ A	42-pin plastic SOJ
LE-60	60 ns	40 ns		
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
$\mu$ PD42S17160G5-50	50 ns	35 ns	300 $\mu$ A	50/44-pin plastic TSOP (normal pinouts)
G5-60	60 ns	40 ns		
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
$\mu$ PD42S17160G5M-50	50 ns	35 ns	300 $\mu$ A	50/44-pin plastic TSOP (reverse pinouts)
G5M-60	60 ns	40 ns		
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

### Ordering Information, $\mu$ PD42S17160L (+ 3.3-volt power; 2048 refresh cycles; self-refresh mode)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
$\mu$ PD42S17160LE-A60	60 ns	40 ns	120 $\mu$ A	42-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
$\mu$ PD42S17160LG5-A60	60 ns	40 ns	120 $\mu$ A	50/44-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
$\mu$ PD42S17160LG5M-A60	60 ns	40 ns	120 $\mu$ A	50/44-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		



### Ordering Information, μPD4218160 (+ 5-volt power; 1024 refresh cycles)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD4218160LE-50	50 ns	35 ns	250 μA	42-pin plastic SOJ
LE-60	60 ns	40 ns		
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD4218160G5-50	50 ns	35 ns	250 μA	50/44-pin plastic TSOP (normal pinouts)
G5-60	60 ns	40 ns		
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD4218160G5M-50	50 ns	35 ns	250 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-60	60 ns	40 ns		
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

### Ordering Information, μPD4218160L (+ 3.3-volt power; 1024 refresh cycles)

Part Number	RAS Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
μPD4218160LLE-A60	60 ns	40 ns	110 μA	42-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD4218160LG5-A60	60 ns	40 ns	110 μA	50/44-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD4218160LG5M-A60	60 ns	40 ns	110 μA	50/44-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

## $\mu$ PD421x160/L, 42S1x160/L

### Ordering Information, $\mu$ PD42S18160 (+ 5-volt power; 1024 refresh cycles; self-refresh mode)

Part Number	$\overline{\text{RAS}}$ Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
$\mu$ PD42S18160LE-50	50 ns	35 ns	250 $\mu$ A	42-pin plastic SOJ
LE-60	60 ns	40 ns		
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
$\mu$ PD42S18160G5-50	50 ns	35 ns	250 $\mu$ A	50/44-pin plastic TSOP (normal pinouts)
G5-60	60 ns	40 ns		
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
$\mu$ PD42S18160G5M-50	50 ns	35 ns	250 $\mu$ A	50/44-pin plastic TSOP (reverse pinouts)
G5M-60	60 ns	40 ns		
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

### Ordering Information, $\mu$ PD42S18160L (+ 3.3-volt power; 1024 refresh cycles; self-refresh mode)

Part Number	$\overline{\text{RAS}}$ Access Time (max)	Fast-Page Cycle (max)	Battery Backup Current (max)	Package
$\mu$ PD42S18160LE-A60	60 ns	40 ns	110 $\mu$ A	42-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
$\mu$ PD42S18160LG5-A60	60 ns	40 ns	110 $\mu$ A	50/44-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
$\mu$ PD42S18160LG5M-A60	60 ns	40 ns	110 $\mu$ A	50/44-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

### Absolute Maximum Ratings

Voltage on any pin relative to GND	
5-volt devices	-1.0 to +7.0 V
3.3-volt devices	-0.5 to +4.6 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short-circuit output current, $I_{OS}$	50 mA
Power dissipation, $P_D$	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

### Capacitance

$T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	$C_{I1}$	5	pF	Addresses
	$C_{I2}$	7	pF	LCAS, UCAS, WE, OE, RAS
Input/output capacitance	$C_O$	7	pF	I/O <sub>1</sub> - I/O <sub>16</sub>

### Recommended Operating Conditions

Parameter	Symbol	5-Volt Devices			3.3-Volt Devices			Unit
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	$V_{IH}$	2.4		$V_{CC} + 1.0$	2.0		$V_{CC} + 0.3$	V
Input voltage, low	$V_{IL}$	-1.0		0.8	-0.3		0.8	V
Supply voltage	$V_{CC}$	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	$T_A$	0		70	0		70	°C

### Self-Refresh Current; 42S1x Devices

$T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5 \text{ V } \pm 10\% \text{ or } +3.3 \text{ V } \pm 0.3 \text{ V}$

Symbol	5-Volt Devices	3.3-Volt Devices	Conditions
$I_{CC7}$	200 μA max	80 μA max	I/O pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}; V_{IL} \leq 0.2 \text{ V}$ or open. Other input pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}; V_{IL} \leq 0.2 \text{ V}$ or open; $t_{RAS} \geq 100 \mu\text{s}$

### DC Characteristics; 5-Volt Devices

$T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	$I_{CC2}$			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} \text{ (min)}; I_O = 0 \text{ mA}$
				400	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{I(L)}$	-10		10	μA	$V_{IN} = 0 \text{ V to } V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	μA	$D_{OUT}$ disabled; $V_{OUT} = 0 \text{ V to } V_{CC}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -5 \text{ mA}$

**DC Characteristics; 3.3-Volt Devices**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +3.3 V ±0.3 V

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I <sub>CC2</sub>			2.0	mA	$\overline{RAS} = \overline{CAS} \geq V_{IH} \text{ (min)}; I_O = 0 \text{ mA}$
				400	μA	$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	I <sub>I(L)</sub>	-10		10	μA	V <sub>IN</sub> = 0 V to V <sub>CC</sub> ; all other pins not under test = 0 V
Output leakage current	I <sub>O(L)</sub>	-10		10	μA	D <sub>OUT</sub> disabled; V <sub>OUT</sub> = 0 V to V <sub>CC</sub>
Output voltage, low	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 2.0 mA
Output voltage, high	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -2.0 mA

**DC Current Requirements; 5-Volt Devices**

Parameter	Symbol	-50	-60	-70	-80	Unit	Test Conditions					
Operating current	I <sub>CC1</sub>					mA	$\overline{RAS}, \overline{CAS}$ cycling; t <sub>RC</sub> = t <sub>RC</sub> (min); I <sub>O</sub> = 0 mA					
								4216/42S16	110	100	90	80
								4217/42S17	130	120	110	100
								4218/42S18	170	160	150	140
Refresh current ( $\overline{RAS}$ only refresh)	I <sub>CC3</sub>					mA	$\overline{RAS}$ cycling; $\overline{CAS} \geq V_{IH} \text{ (min)}; t_{RC} = t_{RC} \text{ (min)}; I_O = 0 \text{ mA}$					
								4216/42S16	110	100	90	80
								4217/42S17	130	120	110	100
								4218/42S18	170	160	150	140
Operating current (Fast-page mode)	I <sub>CC4</sub>					mA	$\overline{CAS}$ cycling; $\overline{RAS} \leq V_{IL} \text{ (max)}; t_{PC} = t_{PC} \text{ (min)}; I_O = 0 \text{ mA}$					
								4216/42S16	100	90	80	70
								4217/42S17	100	90	80	70
								4218/42S18	100	90	80	70
Refresh current ( $\overline{CAS}$ before $\overline{RAS}$ refresh)	I <sub>CC5</sub>					mA	$\overline{RAS}$ cycling; t <sub>RC</sub> = t <sub>RC</sub> (min); I <sub>O</sub> = 0 mA					
								4216/42S16	110	100	90	80
								4217/42S17	130	120	110	100
								4218/42S18	170	160	150	140
Battery backup current (Standby with $\overline{CAS}$ before $\overline{RAS}$ refresh)	I <sub>CC6</sub>					μA	Standby: $\overline{RAS} \geq V_{CC} - 0.2 \text{ V};$ $\overline{RAS}, \overline{CAS}: 0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V},$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH} \text{ (max)};$ $\overline{WE}, \overline{OE}: V_{IH};$ Address: don't care; Output: open					
									t <sub>RAS</sub> ≤ 300 ns	t <sub>RAS</sub> ≤ 1 μs		
								42S16	350	500		$\overline{CAS}$ before $\overline{RAS}$ refresh: 4096 cycles, 256 ms
								42S17	300	400		$\overline{CAS}$ before $\overline{RAS}$ refresh: 2048 cycles, 256 ms
								42S18	250	300		$\overline{CAS}$ before $\overline{RAS}$ refresh: 1024 cycles, 256 ms

### DC Current Requirements; 3.3-Volt Devices

Parameter	Symbol	-A60	-A70	-A80	Unit	Test Conditions
Operating current	$I_{CC1}$					
4216/42S16		90	80	70	mA	$\overline{RAS}$ , $\overline{CAS}$ cycling; $t_{RC} = t_{RC}(\text{min})$ ; $I_O = 0 \text{ mA}$
4217/42S17		110	100	90	mA	
4218/42S18		150	140	130	mA	
Refresh current ( $\overline{RAS}$ only refresh)	$I_{CC3}$					
4216/42S16		90	80	70	mA	$\overline{RAS}$ cycling; $\overline{CAS} \geq V_{IH}(\text{min})$ ; $t_{RC} = t_{RC}(\text{min})$ ; $I_O = 0 \text{ mA}$
4217/42S17		110	100	90	mA	
4218/42S18		150	140	130	mA	
Operating current (Fast-page mode)	$I_{CC4}$					
4216/42S16		80	70	60	mA	$\overline{CAS}$ cycling; $\overline{RAS} \leq V_{IL}(\text{max})$ ; $t_{PC} = t_{PC}(\text{min})$ ; $I_O = 0 \text{ mA}$
4217/42S17		80	70	60	mA	
4218/42S18		80	70	60	mA	
Refresh current ( $\overline{CAS}$ before $\overline{RAS}$ refresh)	$I_{CC5}$					
4216/42S16		90	80	70	mA	$\overline{RAS}$ cycling; $t_{RC} = t_{RC}(\text{min})$ ; $I_O = 0 \text{ mA}$
4217/42S17		110	100	90	mA	
4218/42S18		150	140	130	mA	
Battery backup current (Standby with $\overline{CAS}$ before $\overline{RAS}$ refresh)	$I_{CC6}$					Standby: $\overline{RAS} \geq V_{CC} - 0.2 \text{ V}$ ; $\overline{RAS}$ , $\overline{CAS}$ : $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ ; $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH}(\text{max})$ ; $\overline{WE}$ , $\overline{OE}$ : $V_{IH}$ ; Address: don't care; Output: open
		$t_{RAS} \leq 300 \text{ ns}$	$t_{RAS} \leq 1 \mu\text{s}$			
42S16		140	140	μA	$\overline{CAS}$ before $\overline{RAS}$ refresh: 4096 cycles, 256 ms	
42S17		120	120	μA	$\overline{CAS}$ before $\overline{RAS}$ refresh: 2048 cycles, 256 ms	
42S18		110	110	μA	$\overline{CAS}$ before $\overline{RAS}$ refresh: 1024 cycles, 256 ms	

**AC Characteristics**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +5.0 V ±10% (-50, -60, -70, -80) or +3.3 V ±0.3 V (-A60, -A70, -A80)

Parameter	Symbol	-50		-60, -A60		-70, -A70		-80, -A80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Access time from column address	t <sub>AA</sub>		25		30		35		40	ns	(Notes 7, 8)
Access time from $\overline{\text{CAS}}$ precharge (rising edge)	t <sub>ACP</sub>		30		35		40		45	ns	(Note 7)
Column address setup time	t <sub>ASC</sub>	0		0		0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		0		0		ns	
Column address to $\overline{\text{WE}}$ delay time	t <sub>AWD</sub>	45		53		60		65		ns	(Note 15)
Access time from $\overline{\text{CAS}}$ (falling edge)	t <sub>CAC</sub>		13		15		18		20	ns	(Notes 7, 8)
Column address hold time	t <sub>CAH</sub>	13		15		15		15		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	13	10,000	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	t <sub>CHR</sub>	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time (CBR self-refresh mode)	t <sub>CHS</sub>	-50		-50		-50		-50		ns	(Note 16)
$\overline{\text{CAS}}$ to output in low-Z	t <sub>CLZ</sub>	0		0		0		0		ns	(Note 7)
Fast-page $\overline{\text{CAS}}$ precharge time	t <sub>CP</sub>	8		10		10		10		ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	8		10		10		10		ns	
Fast-page $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t <sub>CPWD</sub>	55		60		65		70		ns	(Note 14)
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5		5		5		5		ns	(Note 10)
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	50		60		70		80		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	t <sub>CSR</sub>	5		5		5		5		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t <sub>CWD</sub>	33		38		43		45		ns	(Note 15)
Write command referenced to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	13		15		15		15		ns	
Data-in hold time	t <sub>DH</sub>	10		10		15		15		ns	(Note 13)
Data-in setup time	t <sub>DS</sub>	0		0		0		0		ns	(Note 13)
Masked write hold time referenced to $\overline{\text{RAS}}$	t <sub>MRH</sub>	0		0		0		0		ns	
Access time from $\overline{\text{OE}}$	t <sub>OEA</sub>		13		15		18		20	ns	(Notes 3, 4, 7, 8)
$\overline{\text{OE}}$ data delay time	t <sub>OED</sub>	10		13		15		15		ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	0		0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive setup time	t <sub>OES</sub>	0		0		0		0		ns	
Output turnoff delay from $\overline{\text{OE}}$	t <sub>OEZ</sub>	0	10	0	13	0	15	0	15	ns	(Note 9)

### AC Characteristics (cont)

Parameter	Symbol	-50		-60, -A60		-70, -A70		-80, -A80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Output disable from $\overline{\text{CAS}}$ high	$t_{\text{OFF}}$	0	10	0	13	0	15	0	15	ns	(Note 9)
$\overline{\text{OE}}$ to output in low-Z	$t_{\text{OLZ}}$	0		0		0		0		ns	(Note 7)
Fast-page read or write cycle time	$t_{\text{PC}}$	35		40		45		50		ns	(Note 6)
Fast-page read-modify-write cycle time with extended data output	$t_{\text{PRWC}}$	80		85		90		100		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$		50		60		70		80	ns	(Notes 7, 8)
$\overline{\text{RAS}}$ to column address delay time	$t_{\text{RAD}}$	13	25	15	30	15	35	17	40	ns	(Note 8)
Row address hold time	$t_{\text{RAH}}$	8		10		10		12		ns	
Column address lead time referenced to $\overline{\text{RAS}}$ (rising edge)	$t_{\text{RAL}}$	25		30		35		40		ns	
$\overline{\text{RAS}}$ pulse width	$t_{\text{RAS}}$	50	10,000	60	10,000	70	10,000	80	10,000	ns	
Fast-page $\overline{\text{RAS}}$ pulse width	$t_{\text{RASp}}$	50	125,000	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ pulse width (CBR self-refresh mode)	$t_{\text{RASS}}$	100		100		100		100		μs	(Note 16)
Random read or write cycle time	$t_{\text{RC}}$	90		110		130		150		ns	(Note 6)
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{\text{RCD}}$	18	32	20	45	20	50	25	60	ns	(Note 8)
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0		0		0		0		ns	(Note 11)
Read command setup time	$t_{\text{RCS}}$	0		0		0		0		ns	
Refresh period	$t_{\text{REF}}$										
4216			64		64		64		64	ms	
4217			32		32		32		32	ms	
4218			16		16		16		16	ms	
42S16			256		256		256		256	ms	
42S17			256		256		256		256	ms	
42S18			256		256		256		256	ms	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{CAS}}$ precharge	$t_{\text{RHCP}}$	30		35		40		45		ns	
$\overline{\text{RAS}}$ precharge time	$t_{\text{RP}}$	30		40		50		60		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	5		5		5		5		ns	
$\overline{\text{RAS}}$ precharge time (CBR self-refresh mode)	$t_{\text{RPS}}$	90		110		130		150		ns	(Note 16)
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0		0		0		0		ns	(Note 11)
$\overline{\text{RAS}}$ hold time	$t_{\text{RSH}}$	13		15		18		20		ns	
Read-modify-write cycle time	$t_{\text{RWC}}$	140		160		180		200		ns	(Note 6)

AC Characteristics (cont)

Parameter	Symbol	-50		-60, -A60		-70, -A70		-80, -A80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS to WE delay	t <sub>RWD</sub>	70		83		95		105		ns	(Note 15)
Write command referenced to RAS lead time	t <sub>RWL</sub>	18		20		20		20		ns	
Rise and fall transition time	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	
Write command hold time	t <sub>WCH</sub>	8		10		10		15		ns	(Note 12)
Write command setup time	t <sub>WCS</sub>	0		0		0		0		ns	(Note 14)
Write command pulse width	t <sub>WP</sub>	8		10		10		15		ns	(Note 12)


Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by eight refresh cycles (RAS only or CBR) before proper device operation is achieved.
- (3) I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC5</sub> depend on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (4) Ac measurements assume t<sub>T</sub> = 5 ns.
- (5) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring the timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = 0 to +70 °C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF.
- (8) If t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max), access time is defined by t<sub>RAC</sub> (max).  
If t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max), access time is defined by t<sub>CAC</sub> (max).  
If t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max), access time is defined by t<sub>AA</sub> (max).
- (9) t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the outputs become open-circuit and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- (10) The t<sub>CRP</sub> requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- (12) Parameter t<sub>WP</sub> is applicable for a late write cycle. For early write cycles, t<sub>WCH</sub> must be met.
- (13) These parameters are referenced to the leading edge of CAS in early write cycles and to the leading edge of WE in late write or read-modify-write cycles.
- (14) If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle.
- (15) If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V<sub>IH</sub>) is indeterminate.
- (16) Parameter is applicable only to self-refresh versions.
- (17) With burst CBR, RAS only, or external RAS/CAS, all addresses must be refreshed before entering self-refresh mode and after exiting.




## Timing Waveforms

### Word Read Cycle




Timing Waveforms (cont)

**Byte Read Cycle**




### Timing Waveforms (cont)

#### Word Early-Write Cycle




Timing Waveforms (cont)

Byte Early-Write Cycle




## Timing Waveforms (cont)

### Word Late-Write Cycle




Timing Waveforms (cont)

Byte Late-Write Cycle




### Timing Waveforms (cont)

#### Word Read-Modify-Write Cycle



Timing Waveforms (cont)


Byte Read-Modify-Write Cycle






## Timing Waveforms (cont)

### Word Fast-Page Read Cycle



Timing Waveforms (cont)

Byte Fast-Page Read Cycle











Timing Waveforms (cont)

Byte Fast-Page Late-Write Cycle



### Timing Waveforms (cont)


#### Byte Fast-Page Read/Write Cycle



83YL-7866B

Timing Waveforms (cont)


Word Fast-Page Read-Modify-Write Cycle






### Timing Waveforms (cont)

#### Byte Fast-Page Read-Modify-Write Cycle




Timing Waveforms (cont)

**Hidden-Refresh Cycle (Word Read Cycle)**




## Timing Waveforms (cont)

### Hidden-Refresh Cycle (Word Write Cycle)




Timing Waveforms (cont)

Hidden-Refresh Cycle (Byte Write Cycle)




## Timing Waveforms (cont)

### RAS-Only Refresh Cycle



### CAS Before RAS Refresh Cycle



Timing Waveforms (cont)

**CBR Self-Refresh Cycle**

