# 4M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION SINGLE CYCLE DESELECT 

## Description

The $\mu$ PD4442162 is a 262,144 -word by 16 -bit, the $\mu$ PD4442182 is a 262,144 -word by 18 -bit, $\mu$ PD 4442322 is a 131,072 -word by 32 -bit and the $\mu$ PD4442362 is a 131,072 -word by 36 -bit synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-transistor memory cell.
The $\mu$ PD4442162, $\mu \mathrm{PD} 4442182, \mu \mathrm{PD} 4442322$ and $\mu \mathrm{PD} 4442362$ integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).
The $\mu$ PD4442162, $\mu$ PD4442182, $\mu$ PD4442322 and $\mu$ PD4442362 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.
The $\mu$ PD4442162, $\mu$ PD4442182, $\mu$ PD4442322 and $\mu$ PD4442362 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

## Features

- 3.3 V (A version) or 2.5 V (C version) Core Supply
- Synchronous operation
- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs and outputs for pipelined operation
- Single-Cycle deselect timing
- All registers triggered off positive clock edge
- 3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs
- Fast clock access time : $2.5 \mathrm{~ns}(250 \mathrm{MHz}), 2.8 \mathrm{~ns}(225 \mathrm{MHz}), 3.0 \mathrm{~ns}(200 \mathrm{MHz}), 3.5 \mathrm{~ns}(167 \mathrm{MHz})$
- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable :/BW1 - /BW4 ( $\mu$ PD4442322, $\mu$ PD4442362), /BW1 - /BW2 ( $\mu$ PD4442162, $\mu$ PD4442182), /BWE
Global write enable : /GW
- Three chip enables for easy depth expansion
- Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

* Ordering Information

| Part number | Access <br> Time <br> ns | Clock Frequency MHz | Core Supply <br> Voltage <br> V | I/O <br> Interface | Package | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu \mathrm{PD} 4442162 \mathrm{GF}-\mathrm{A} 40$ | 2.5 | 250 | $3.3 \pm 0.165$ | 3.3 V LVTTL | 100-pin PLASTIC <br> LQFP (14×20) | A version |
| $\mu$ PD4442162GF-A44 | 2.8 | 225 |  |  |  |  |
| $\mu \mathrm{PD} 4442162 \mathrm{GF}-\mathrm{A} 50$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442162 \mathrm{GF}-\mathrm{A} 60$ | 3.5 | 167 |  |  |  |  |
| $\mu$ PD4442182GF-A40 | 2.5 | 250 |  |  |  |  |
| $\mu \mathrm{PD} 4442182 \mathrm{GF}-\mathrm{A} 44$ | 2.8 | 225 |  |  |  |  |
| $\mu \mathrm{PD} 4442182 \mathrm{GF}-\mathrm{A} 50$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442182 \mathrm{GF}-\mathrm{A} 60$ | 3.5 | 167 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{A} 40$ | 2.5 | 250 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{A} 44$ | 2.8 | 225 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{A} 50$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{A} 60$ | 3.5 | 167 |  |  |  |  |
| $\mu$ PD4442362GF-A40 | 2.5 | 250 |  |  |  |  |
| $\mu$ PD4442362GF-A44 | 2.8 | 225 |  |  |  |  |
| $\mu \mathrm{PD} 4442362 \mathrm{GF}-\mathrm{A} 50$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442362 \mathrm{GF}-\mathrm{A} 60$ | 3.5 | 167 |  |  |  |  |
| $\mu$ PD4442162GF-A44C ${ }^{\text {Note }}$ | 2.8 | 225 | $3.3 \pm 0.165$ | 2.5 V LVTTL |  |  |
| $\mu$ PD4442162GF-A50C ${ }^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu$ PD4442162GF-A60C ${ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu \mathrm{PD} 4442182 \mathrm{GF}-\mathrm{A} 44 \mathrm{C}{ }^{\text {Note }}$ | 2.8 | 225 |  |  |  |  |
| $\mu$ PD4442182GF-A50C ${ }^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu$ PD4442182GF-A60C ${ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu$ PD4442322GF-A44C ${ }^{\text {Note }}$ | 2.8 | 225 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{A} 0 \mathrm{C}^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{A} 0 \mathrm{C}^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu \mathrm{PD} 4442362 \mathrm{GF}-\mathrm{A} 44 \mathrm{C}^{\text {Note }}$ | 2.8 | 225 |  |  |  |  |
| $\mu$ PD4442362GF-A50C ${ }^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu$ PD4442362GF-A60C ${ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu$ PD4442162GF-C50 ${ }^{\text {Note }}$ | 3.0 | 200 | $2.5 \pm 0.125$ | 2.5 V LVTTL |  |  |
| $\mu$ PD4442162GF-C60 ${ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu$ PD4442182GF-C50 ${ }^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu$ PD4442182GF-C60 ${ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{C} 50{ }^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442322 \mathrm{GF}-\mathrm{C} 60{ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |
| $\mu \mathrm{PD} 4442362 \mathrm{GF}-\mathrm{C} 50{ }^{\text {Note }}$ | 3.0 | 200 |  |  |  |  |
| $\mu \mathrm{PD} 4442362 \mathrm{GF}-\mathrm{C} 60{ }^{\text {Note }}$ | 3.5 | 167 |  |  |  |  |

Note Under development

Pin Configurations (Marking Side)
$/ \times x \times$ indicates active low signal.
100-pin PLASTIC LQFP ( $14 \times 20$ )
[ $\mu$ PD4442162GF, $\mu$ PD4442182GF ]


Remark Refer to Package Drawing for 1-pin index mark.

## Pin Identifications

[ $\mu$ PD4442162GF, $\mu$ PD4442182GF ]

| Symbol | Pin No. | Description |
| :---: | :---: | :---: |
| A0-A17 | $\begin{aligned} & 37,36,35,34,33,32,100,99,82,81 \\ & 44,45,46,47,48,49,50,80 \end{aligned}$ | Synchronous Address Input |
| I/O1-I/O16 | $\begin{aligned} & 58,59,62,63,68,69,72,73,8,9,12 \\ & 13,18,19,22,23 \end{aligned}$ | Synchronous Data In, <br> Synchronous / Asynchronous Data Out |
| I/OP1, NC ${ }^{\text {Note }}$ | 74 | Synchronous Data In (Parity), |
| I/OP2, NC ${ }^{\text {Note }}$ | 24 | Synchronous / Asynchronous Data Out (Parity) |
| /ADV | 83 | Synchronous Burst Address Advance Input |
| /AP | 84 | Synchronous Address Status Processor Input |
| /AC | 85 | Synchronous Address Status Controller Input |
| /CE, CE2, /CE2 | 98, 97, 92 | Synchronous Chip Enable Input |
| /BW1, /BW2, /BWE | 93, 94, 87 | Synchronous Byte Write Enable Input |
| /GW | 88 | Synchronous Global Write Input |
| /G | 86 | Asynchronous Output Enable Input |
| CLK | 89 | Clock Input |
| MODE | 31 | Asynchronous Burst Sequence Select Input <br> Do not change state during normal operation |
| ZZ | 64 | Asynchronous Power Down State Input |
| Vdd | 15, 41, 65, 91 | Power Supply |
| Vss | 17, 40, 67, 90 | Ground |
| VddQ | 4, 11, 20, 27, 54, 61, 70, 77 | Output Buffer Power Supply |
| VssQ | 5, 10, 21, 26, 55, 60, 71, 76 | Output Buffer Ground |
| NC | $\begin{aligned} & 1,2,3,6,7,14,16,25,28,29,30,38, \\ & 39,42,43,51,52,53,56,57,66,75, \\ & 78,79,95,96 \end{aligned}$ | No Connection |

Note NC (No Connection) is used in the $\mu$ PD4442162GF.
I/OP1 - I/OP2 are used in the $\mu$ PD4442182GF.

## 100-pin PLASTIC LQFP ( $\mathbf{1 4 \times 2 0 )}$

[ $\mu$ PD4442322GF, $\mu$ PD4442362GF ]


Remark Refer to Package Drawing for 1-pin index mark.
[ $\mu$ PD4442322GF, $\mu$ PD4442362GF ]

| Symbol | Pin No. | Description |
| :---: | :---: | :---: |
| A0-A16 | $37,36,35,34,33,32,100,99,82,81$, 44, 45, 46, 47, 48, 49, 50 | Synchronous Address Input |
| I/O1-I/O32 | $\begin{aligned} & 52,53,56,57,58,59,62,63,68,69, \\ & 72,73,74,75,78,79,2,3,6,7,8,9, \\ & 12,13,18,19,22,23,24,25,28,29 \end{aligned}$ | Synchronous Data In, <br> Synchronous / Asynchronous Data Out |
| I/OP1, NC ${ }^{\text {Note }}$ | 51 | Synchronous Data In (Parity), <br> Synchronous / Asynchronous Data Out (Parity) |
| I/OP2, NC ${ }^{\text {Note }}$ | 80 |  |
| I/OP3, NC ${ }^{\text {Note }}$ | 1 |  |
| I/OP4, NC ${ }^{\text {Note }}$ | 30 |  |
| /ADV | 83 | Synchronous Burst Address Advance Input |
| /AP | 84 | Synchronous Address Status Processor Input |
| /AC | 85 | Synchronous Address Status Controller Input |
| /CE, CE2, /CE2 | 98, 97, 92 | Synchronous Chip Enable Input |
| /BWE1 - /BWE4, /BWE | 93, 94, 95, 96, 87 | Synchronous Byte Write Enable Input |
| /GW | 88 | Synchronous Global Write Input |
| /G | 86 | Asynchronous Output Enable Input |
| CLK | 89 | Clock Input |
| MODE | 31 | Asynchronous Burst Sequence Select Input <br> Do not change state during normal operation |
| ZZ | 64 | Asynchronous Power Down State Input |
| Vdd | 15, 41, 65, 91 | Power Supply |
| Vss | 17, 40, 67, 90 | Ground |
| VdoQ | 4, 11, 20, 27, 54, 61, 70, 77 | Output Buffer Power Supply |
| VssQ | 5, 10, 21, 26, 55, 60, 71, 76 | Output Buffer Ground |
| NC | 14, 16, 38, 39, 42, 43, 66 | No Connection |

Note NC (No Connection) is used in the $\mu$ PD4442322GF.
I/OP1 - I/OP4 are used in the $\mu$ PD4442362GF.

## Block Diagrams

[ $\mu$ PD4442162, $\mu$ PD4442182 ]


## Burst Sequence

[ $\mu$ PD4442162, $\mu$ PD4442182]
Interleaved Burst Sequence Table (MODE = Open or Vdd)

| External Address | A17-A2, A1, A0 |
| :--- | :--- |
| 1st Burst Address | A17-A2, A1, /A0 |
| 2nd Burst Address | A17-A2, /A1, A0 |
| 3rd Burst Address | A17 - A2, /A1, /A0 |

Linear Burst Sequence Table (MODE = Vss)

| External Address | A17-A2, 0, 0 | A17-A2, 0, 1 | A17-A2, 1, 0 | A17-A2, 1, 1 |
| :---: | :---: | :---: | :---: | :---: |
| 1st Burst Address | A17-A2, 0, 1 | A17-A2, 1, 0 | A17-A2, 1, 1 | A17-A2, 0, 0 |
| 2nd Burst Address | A17-A2, 1, 0 | A17-A2, 1, 1 | A17-A2, 0, 0 | A17-A2, 0, 1 |
| 3rd Burst Address | A17-A2, 1, 1 | A17-A2, 0, 0 | A17-A2, 0, 1 | A17-A2, 1, 0 |

[ $\mu$ PD4442322, $\mu$ PD4442362 ]

[ $\mu$ PD4442322, $\mu$ PD4442362 ]
Interleaved Burst Sequence Table (MODE = Open or VdD)

| External Address | A16 - A2, A1, A0 |
| :--- | :--- |
| 1st Burst Address | A16 - A2, A1, /A0 |
| 2nd Burst Address | A16 - A2, /A1, A0 |
| 3rd Burst Address | A16 - A2, /A1, /A0 |

Linear Burst Sequence Table (MODE = Vss)

| External Address | A16-A2, 0, 0 | A16-A2, 0, 1 | A16-A2, 1, 0 | A16-A2, 1, 1 |
| :---: | :---: | :---: | :---: | :---: |
| 1st Burst Address | A16-A2, 0, 1 | A16-A2, 1, 0 | A16-A2, 1, 1 | A16-A2, 0, 0 |
| 2nd Burst Address | A16-A2, 1, 0 | A16-A2, 1, 1 | A16-A2, 0, 0 | A16-A2, 0, 1 |
| 3rd Burst Address | A16-A2, 1, 1 | A16-A2, 0, 0 | A16-A2, 0, 1 | A16-A2, 1, 0 |

## Asynchronous Truth Table

| Operation | /G | I/O |
| :---: | :---: | :---: |
| Read Cycle | L | Dout |
| Read Cycle | H | $\mathrm{Hi}-Z$ |
| Write Cycle | $\times$ | $\mathrm{Hi}-$ Z, Din |
| Deselected | $\times$ | $\mathrm{Hi}-Z$ |

Remark $\times$ : don't care

## Synchronous Truth Table

| Operation | /CE | CE2 | /CE2 | /AP | /AC | /ADV | /WRITE | CLK | Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected ${ }^{\text {Note }}$ | H | $\times$ | $\times$ | $\times$ | L | $\times$ | $\times$ | $\mathrm{L} \rightarrow \mathrm{H}$ | None |
| Deselected ${ }^{\text {Note }}$ | L | L | $\times$ | L | $\times$ | $\times$ | $\times$ | $\mathrm{L} \rightarrow \mathrm{H}$ | None |
| Deselected ${ }^{\text {Note }}$ | L | $\times$ | H | L | $\times$ | $\times$ | $\times$ | $\mathrm{L} \rightarrow \mathrm{H}$ | None |
| Deselected ${ }^{\text {Note }}$ | L | L | $\times$ | H | L | $\times$ | $\times$ | $\mathrm{L} \rightarrow \mathrm{H}$ | None |
| Deselected ${ }^{\text {Note }}$ | L | $\times$ | H | H | L | $\times$ | $\times$ | $\mathrm{L} \rightarrow \mathrm{H}$ | None |
| Read Cycle / Begin Burst | L | H | L | L | $\times$ | $\times$ | $\times$ | $\mathrm{L} \rightarrow \mathrm{H}$ | External |
| Read Cycle / Begin Burst | L | H | L | H | L | $\times$ | H | $\mathrm{L} \rightarrow \mathrm{H}$ | External |
| Read Cycle / Continue Burst | $\times$ | $\times$ | $\times$ | H | H | L | H | $\mathrm{L} \rightarrow \mathrm{H}$ | Next |
| Read Cycle / Continue Burst | H | $\times$ | $\times$ | $\times$ | H | L | H | $\mathrm{L} \rightarrow \mathrm{H}$ | Next |
| Read Cycle / Suspend Burst | $\times$ | $\times$ | $\times$ | H | H | H | H | $\mathrm{L} \rightarrow \mathrm{H}$ | Current |
| Read Cycle / Suspend Burst | H | $\times$ | $\times$ | $\times$ | H | H | H | $\mathrm{L} \rightarrow \mathrm{H}$ | Current |
| Write Cycle / Begin Burst | L | H | L | H | L | $\times$ | L | $\mathrm{L} \rightarrow \mathrm{H}$ | External |
| Write Cycle / Continue Burst | $\times$ | $\times$ | $\times$ | H | H | L | L | $\mathrm{L} \rightarrow \mathrm{H}$ | Next |
| Write Cycle / Continue Burst | H | $\times$ | $\times$ | $\times$ | H | L | L | $\mathrm{L} \rightarrow \mathrm{H}$ | Next |
| Write Cycle / Suspend Burst | $\times$ | $\times$ | $\times$ | H | H | H | L | $\mathrm{L} \rightarrow \mathrm{H}$ | Current |
| Write Cycle / Suspend Burst | H | $\times$ | $\times$ | $\times$ | H | H | L | $\mathrm{L} \rightarrow \mathrm{H}$ | Current |

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. $\times$ : don't care
2. $/$ WRITE $=$ L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.
/WRITE $=\mathrm{H}$ means the following two cases.
(1) /BWE and /GW are HIGH.
(2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [ $\mu$ PD4442162, $\mu$ PD4442182 ]
/BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW. [ $\mu$ PD4442322, $\mu$ PD4442362 ]

## Partial Truth Table for Write Enables

[ $\mu$ PD4442162, $\mu$ PD4442182 ]

| Operation | /GW | /BWE | /BW1 | /BW2 |
| :--- | :---: | :---: | :---: | :---: |
| Read Cycle | H | H | $\times$ | $\times$ |
| Read Cycle | H | L | H | H |
| Write Cycle / Byte 1 Only | H | L | L | H |
| Write Cycle / All Bytes | H | L | L | L |
| Write Cycle / All Bytes | L | $\times$ | $\times$ | $\times$ |

Remark $\times$ : don't care
[ $\mu$ PD4442322, $\mu$ PD4442362]

| Operation | /GW | /BWE | /BW1 | /BW2 | /BW3 | /BW4 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle | H | H | $\times$ | $\times$ | $\times$ |  |
| Read Cycle | H | L | H | H | H | H |
| Write Cycle / Byte 1 Only | H | L | L | H | H | H |
| Write Cycle / All Bytes | H | L | L | L | L | L |
| Write Cycle / All Bytes | L | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |

Remark $\times$ : don't care

Pass-Through Truth Table

| Previous Cycle |  |  |  | Present Cycle |  |  |  |  |  | Next Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation | Add | /WRITE | 1/O | Operation | Add | /CEs | /WRITE | /G | I/O | Operation |
| Write Cycle | Ak | L | Dn(Ak) | Read Cycle <br> (Begin Burst) | Am | L | H | L | Q1(Ak) | Read Q1(Am) |
|  |  |  |  | Deselected | - | H | $\times$ | $\times$ | $\mathrm{Hi}-\mathrm{Z}$ | No Carry Over from Previous Cycle |

Remarks 1. $\times$ : don't care
2. $/$ WRITE $=L$ means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.
/WRITE = H means the following two cases.
(1) /BWE and /GW are HIGH.
(2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [ $\mu$ PD4442162, $\mu$ PD4442182 ]
/BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW. [ $\mu$ PD4442322, $\mu$ PD4442362 ]
/CEs = $L$ means /CE is LOW, /CE2 is LOW and CE2 is HIGH.
/CEs $=\mathrm{H}$ means /CE is HIGH or /CE2 is HIGH or CE2 is LOW.

## ZZ (Sleep) Truth Table

| ZZ | Chip Status |
| :---: | :---: |
| $\leq 0.2 \mathrm{~V}$ | Active |
| Open | Active |
| $\geq$ VDD -0.2 V | Sleep |

## Electrical Specifications

Absolute Maximum Ratings

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (A version) | VDD |  | -0.5 |  | +4.0 | V |  |
| Supply voltage (C version) | VDD |  | -0.5 |  | +3.0 | V |  |
| Output supply voltage | VDDQ |  | -0.5 |  | VDD | V |  |
| Input voltage | VIN |  | -0.5 |  | VDD +0.5 | V | 1,2 |
| Input / Output voltage | VI/O |  | -0.5 |  | VDDQ +0.5 | V | 1,2 |
| Operating ambient temperature | TA |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg |  | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes 1. -2.0 V (MIN.) (Pulse width : 2 ns )
2. V dDQ +2.3 V (MAX.) (Pulse width : 2 ns )

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions ( $\mathrm{T} A=0$ to $70^{\circ} \mathrm{C}$ )
(A version)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  | 3.135 | 3.3 | 3.465 | V |
| 2.5 V LVTTL Interface |  |  |  |  |  |  |
| Output supply voltage | VddQ |  | 2.375 | 2.5 | 2.9 | V |
| High level input voltage | VIH |  | 1.7 |  | VdDQ + 0.3 | V |
| Low level input voltage | VIL |  | $-0.3{ }^{\text {Note }}$ |  | +0.7 | V |
| 3.3 V LVTTL Interface |  |  |  |  |  |  |
| Output supply voltage | VddQ |  | 3.135 | 3.3 | 3.465 | V |
| High level input voltage | VIH |  | 2.0 |  | VddQ + 0.3 | V |
| Low level input voltage | VIL |  | $-0.3{ }^{\text {Note }}$ |  | +0.8 | V |

Note -0.8 V (MIN.) (Pulse Width : 2 ns )
(C version)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  | 2.375 | 2.5 | 2.625 | V |
| Output supply voltage | VDDQ |  | 2.375 | 2.5 | 2.625 | V |
| High level input voltage | VIH |  | 1.7 |  | VDDQ +0.3 | V |
| Low level input voltage | VIL |  | $-0.3^{\text {Note }}$ |  | +0.7 | V |

Note -0.8 V (MIN.) (Pulse Width : 2 ns )

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

| Parameter | Symbol | Test condition |  | MIN. | TYP. | MAX. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current | ILI | VIN (except ZZ, MODE) $=0 \mathrm{~V}$ to VDD |  | -2 |  | +2 | $\mu \mathrm{A}$ |  |
| I/O leakage current | ILO | VIIO $=0 \mathrm{~V}$ to VDDQ, Outputs are disabled |  | -2 |  | +2 | $\mu \mathrm{A}$ |  |
| Operating supply current | IDD | Device selected,$\begin{aligned} & \text { Cycle }=\mathrm{MAX} . \\ & \mathrm{VIN} \leq \mathrm{VIL} \text { or } \mathrm{VIN} \geq \mathrm{VIH}, \\ & \mathrm{II} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ | -A40 |  |  | 500 | mA |  |
|  |  |  | -A44, -A44C |  |  | 460 |  |  |
|  |  |  | -A50, -A50C, -C50 |  |  | 420 |  |  |
|  |  |  | -A60, -A60C, -C60 |  |  | 375 |  |  |
|  | IDD1 | Suspend cycle, Cycle = MAX. <br> /AC, /AP, /ADV, /GW, /BWEs $\geq$ Viн, <br> $\mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{IL}}$ or $\mathrm{VIN} \geq \mathrm{VIH}_{\mathrm{I}}$ IIO $=0 \mathrm{~mA}$ |  |  |  | 180 |  |  |
| Standby supply current | IsB | Device deselected, Cycle $=0 \mathrm{MHz}$ <br> $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}$ or $\mathrm{VIN} \geq \mathrm{V}_{\mathrm{IH}}$, All inputs are static |  |  |  | 30 | mA |  |
|  | IsB1 | Device deselected, Cycle $=0 \mathrm{MHz}$ <br> $\operatorname{Vin} \leq 0.2 \mathrm{~V}$ or $\operatorname{Vin} \geq \mathrm{VdD}-0.2 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{I}} \mathrm{O} \leq 0.2 \mathrm{~V}$, All inputs are static |  |  |  | 10 |  |  |
|  | IsB2 | Device deselected, Cycle = MAX. <br> VIn $\leq \mathrm{V}_{\mathrm{IL}}$ or $\mathrm{VIN} \geq \mathrm{V}_{\text {IH }}$ |  |  |  | 180 |  |  |
| Power down supply current | Isbzz | $\mathrm{ZZ} \geq \mathrm{VdD}-0.2 \mathrm{~V}, \mathrm{~V} \mathrm{I} \mathrm{O} \leq \mathrm{VdDQ}+0.2 \mathrm{~V}$ |  |  |  | 10 | mA |  |
| 2.5 V LVTTL Interface |  |  |  |  |  |  |  |  |
| High level output voltage | Vor | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |  | 1.7 |  |  | v |  |
|  |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |  | 2.1 |  |  |  |  |
| Low level output voltage | Vol | $\mathrm{loL}=+2.0 \mathrm{~mA}$ |  |  |  | 0.7 | v |  |
|  |  | $\mathrm{OL}=+1.0 \mathrm{~mA}$ |  |  |  | 0.4 |  |  |
| 3.3 V LVTTL Interface |  |  |  |  |  |  |  |  |
| High level output voltage | Vон | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |  | 2.4 |  |  | V |  |
| Low level output voltage | Vol | $\mathrm{IOL}=+8.0 \mathrm{~mA}$ |  |  |  | 0.4 | V |  |

Remark These DC characteristics are in common regardless product classification.

Capacitance ( $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Input capacitance | $\mathrm{CIN}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | 4.5 |
| Input / Output capacitance | $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ | pF |  |  |
| Clock Input capacitance | $\mathrm{C}_{\mathrm{clk}}$ | $\mathrm{V}_{\mathrm{clk}}=0 \mathrm{~V}$ |  |  | 7.0 |

Remark These parameters are not $100 \%$ tested.

## AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

## AC Test Conditions

### 2.5 V LVTTL Interface

Input waveform (Rise / Fall time = $\mathbf{1}$ ns (20 to $80 \%$ ))


## Output waveform



### 3.3 V LVTTL Interface

Input waveform (Rise / Fall time = 1 ns ( 20 to $\mathbf{8 0 \%}$ ))


Output waveform


Output load condition

$$
\begin{aligned}
\mathrm{CL}: & 30 \mathrm{pF} \\
& 5 \mathrm{pF} \text { (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ) }
\end{aligned}
$$

Figure1 External load at test


Remark CL includes capacitances of the probe and jig, and stray capacitances.
$\star \quad$ Read and Write Cycle (1/2)

| Parameter |  | Symbol |  | $\begin{gathered} -\mathrm{A} 40 \\ (250 \mathrm{MHz}) \end{gathered}$ |  | $\begin{gathered} -\mathrm{A} 44,-\mathrm{A} 44 \mathrm{C} \\ (225 \mathrm{MHz}) \end{gathered}$ |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Standard | Alias | MIN. | MAX. | MIN. | MAX. |  |  |
| Cycle time |  | TKHKH | TCYC | 4.0 | - | 4.4 | - | ns |  |
| Clock access time |  | TKHQV | TCD | - | 2.5 | - | 2.8 | ns |  |
| Output enable access time |  | TGLQV | TOE | - | 2.5 | - | 2.8 | ns |  |
| Clock high to output active |  | TKHQX1 | TDC1 | 0 | - | 0 | - | ns |  |
| Clock high to output change |  | TKHQX2 | TDC2 | 1.0 | - | 1.0 | - | ns |  |
| Output enable to output active |  | TGLQX | TOLZ | 0 | - | 0 | - | ns |  |
| Output disable to output high-Z |  | TGHQZ | TOHZ | 0 | 2.5 | 0 | 2.8 | ns |  |
| Clock high to output high-Z |  | TKHQZ | TCZ | 1.0 | 2.5 | 1.0 | 2.8 | ns |  |
| Clock high pulse width |  | TKHKL | TCH | 1.7 | - | 1.8 | - | ns |  |
| Clock low pulse width |  | TKLKH | TCL | 1.7 | - | 1.8 | - | ns |  |
| Setup times | Address | TAVKH | TAS | 0.8 | - | 1.2 | - | ns |  |
|  | Address status | TADSVKH | TSS |  |  |  |  |  |  |
|  | Data in | TDVKH | TDS |  |  |  |  |  |  |
|  | Write enable | TWVKH | TWS |  |  |  |  |  |  |
|  | Address advance | TADVVKH | - |  |  |  |  |  |  |
|  | Chip enable | TEVKH | - |  |  |  |  |  |  |
| Hold times | Address | TKHAX | TAH | 0.3 | - | 0.4 | - | ns |  |
|  | Address status | TKHADSX | TSH |  |  |  |  |  |  |
|  | Data in | TKHDX | TDH |  |  |  |  |  |  |
|  | Write enable | TKHWX | TWH |  |  |  |  |  |  |
|  | Address advance | TKHADVX | - |  |  |  |  |  |  |
|  | Chip enable | TKHEX | - |  |  |  |  |  |  |
| Power down entry time |  | TZZE | TZZE | - | 8.0 | - | 8.8 | ns |  |
| Power down recovery time |  | TZZR | TZZR | - | 8.0 | - | 8.8 | ns |  |

$\star$ Read and Write Cycle (2/2)

| Parameter |  | Symbol |  | $\begin{gathered} -A 50,-A 50 C,-C 50 \\ (200 \mathrm{MHz}) \end{gathered}$ |  | $\begin{gathered} -A 60,-A 60 C,-C 60 \\ (167 \mathrm{MHz}) \end{gathered}$ |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Standard | Alias | MIN. | MAX. | MIN. | MAX. |  |  |
| Cycle time |  | TKHKH | TCYC | 5.0 | - | 6.0 | - | ns |  |
| Clock access time |  | TKHQV | TCD | - | 3.0 | - | 3.5 | ns |  |
| Output enable access time |  | TGLQV | TOE | - | 3.0 | - | 3.5 | ns |  |
| Clock high to output active |  | TKHQX1 | TDC1 | 0 | - | 0 | - | ns |  |
| Clock high to output change |  | TKHQX2 | TDC2 | 1.0 | - | 1.0 | - | ns |  |
| Output enable to output active |  | TGLQX | TOLZ | 0 | - | 0 | - | ns |  |
| Output disable to output high-Z |  | TGHQZ | TOHZ | 0 | 3.0 | 0 | 3.5 | ns |  |
| Clock high to output high-Z |  | TKHQZ | TCZ | 1.0 | 3.0 | 1.0 | 3.5 | ns |  |
| Clock high pulse width |  | TKHKL | TCH | 2.0 | - | 2.0 | - | ns |  |
| Clock low pulse width |  | TKLKH | TCL | 2.0 | - | 2.0 | - | ns |  |
| Setup times | Address | TAVKH | TAS | 1.5 | - | 1.5 | - | ns |  |
|  | Address status | TADSVKH | TSS |  |  |  |  |  |  |
|  | Data in | TDVKH | TDS |  |  |  |  |  |  |
|  | Write enable | TWVKH | TWS |  |  |  |  |  |  |
|  | Address advance | TADVVKH | - |  |  |  |  |  |  |
|  | Chip enable | TEVKH | - |  |  |  |  |  |  |
| Hold times | Address | TKHAX | TAH | 0.5 | - | 0.5 | - | ns |  |
|  | Address status | TKHADSX | TSH |  |  |  |  |  |  |
|  | Data in | TKHDX | TDH |  |  |  |  |  |  |
|  | Write enable | TKHWX | TWH |  |  |  |  |  |  |
|  | Address advance | TKHADVX | - |  |  |  |  |  |  |
|  | Chip enable | TKHEX | - |  |  |  |  |  |  |
| Power down entry time |  | TZZE | TZZE | - | 10.0 | - | 12.0 | ns |  |
| Power down recovery time |  | TZZR | TZZR | - | 10.0 | - | 12.0 | ns |  |



Notes 1
When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
2. Outputs are disabled within one clock cycle after deselect.

Remark $\mathrm{Qn}(\mathrm{A} 2)$ refers to output from address A 2 . Q1-Q4 refer to outputs according to burst sequence.

## WRITE CYCLE



Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.
2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW


SINGLE READ / WRITE CYCLE




Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and/BWE, /BW1-/BW4 LOW.
2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
3. Outputs are disabled within one clock cycle after deselect.

Remark /AP is HIGH and /ADV is don't care.

POWER DOWN (ZZ) CYCLE



## Package Drawing

## 100-PIN PLASTIC LQFP (14x20)



NOTE
Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $22.0 \pm 0.2$ |
| B | $20.0 \pm 0.2$ |
| C | $14.0 \pm 0.2$ |
| D | $16.0 \pm 0.2$ |
| F | 0.825 |
| G | 0.575 |
| H | $0.32_{-0}^{+0.08}$ |
| I | 0.13 |
| J | 0.65 (T.P.) |
| K | $1.0 \pm 0.2$ |
| L | $0.5 \pm 0.2$ |
| M | $0.17_{-0}^{+0.06}$ |
| N | 0.10 |
| P | 1.4 |
| Q | $0.125 \pm 0.075$ |
| R | $3^{\circ+7^{\circ}}$ |
| S | 1.7 MAX. |
|  | S100GF-65-8ET-1 |

## Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of the $\mu \mathrm{PD} 4442162,4442182,4442322$ and 4442362.

## Types of Surface Mount Devices

```
\muPD4442162GF : 100-pin PLASTIC LQFP (14 × 20)
\muPD4442182GF : 100-pin PLASTIC LQFP (14\times20)
\muPD4442322GF : 100-pin PLASTIC LQFP (14 × 20)
\muPD4442362GF : 100-pin PLASTIC LQFP (14 × 20)
```


## [ MEMO ]

## [ MEMO ]

## [ MEMO ]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of May, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

