

54175, 54LS175 Flip-Flops

Quad D Flip-Flops

Product Specification

Military Logic Products

FEATURES

- Four edge-triggered D flip-flops
- Three speed-power ranges available
- Buffered common clock
- Buffered, asynchronous Master Reset

DESCRIPTION

The 54175 and 54LS175 are quad, edge-triggered D-type flip-flop with individual D inputs and both Q and \bar{Q} outputs. The common buffered clock (CP) and Master Reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the \overline{MR} input. The device is useful for applications where both true and complement outputs are required, and the Clock and Master Reset are common to all storage elements.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54175/BEA 54LS175/BEA
16-Pin Ceramic FlatPack	54175/BFA 54LS175/BFA
16-Pin Ceramic LLCC	54LS175/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54	54LS
All	Inputs	1UL	1LSUL
All	Outputs	10UL	10LSUL

NOTE: Where a 54 Unit Load (UL) is understood to be $40\mu\text{A } I_{IH}$ and $-1.6\text{mA } I_{IL}$, and a 54LS Unit Load (LSUL) is $20\mu\text{A } I_{IH}$ and $-0.4\text{mA } I_{IL}$.

PIN CONFIGURATION




LOGIC SYMBOL



Flip-Flops

54175, 54LS175

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	MR	CP	D _n	Q _n	\bar{Q}_n
Reset (clear)	L	X	X	L	H
Load "1"	H	↑	h	H	L
Load "0"	H	↑	l	L	H

- H = High voltage level steady state
- h = High voltage level one setup time prior to the Low-to-High Clock transition
- L = Low voltage level steady state
- l = Low voltage level one setup time prior to the Low-to-High Clock transition
- X = Don't Care
- ↑ = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	54	54LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _I	Input voltage range	-0.5 to +5.5	-0.5 to +7.0	V
I _I	Input current range	-30 to +5.0	-30 to +1.0	mA
V _O	Voltage applied to output in High output state range	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _{STG}	Storage temperature range	-65 to +150	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	54			54LS			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	4.5	5.0	5.5	V
V _H	High-level input voltage	2.0			2.0			V
V _L	Low-level input voltage			+0.8			+0.7	V
I _{IK}	Input clamp current			-12			-18	mA
I _{OH}	High-level output current			-800			-400	μA
I _{OL}	Low-level output current			16			4	mA
T _A	Operating free-air temperature range	-55		+125	-55		+125	°C

Flip-Flops

54175, 54LS175

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	54175			54LS175			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OH} = Max	2.4	3.4		2.5	3.4		V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OL} = Max		0.2	0.4		0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}			-1.5			-1.5	V
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max	V _I = 5.5V		1.0				mA
			V _I = 7.0V					0.1	mA
I _{IH1}	High-level input current	V _{CC} = Max	V _I = 2.4V		40				μA
			V _I = 2.7V					20	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.4V			-1.6			-0.4	mA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-20		-57	-20		-100	mA
I _{CC}	Supply current ⁴ (total)	V _{CC} = Max		30	45		11	18	mA

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	54 ⁵		54LS		UNIT
			C _L = 15pF		C _L = 15pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to outputs	Waveform 1		30 35		25 25	ns ns
				25 35		30 30	ns ns
t _{PLH} t _{PHL}	Propagation delay MR to outputs	Waveform 3		25 35		30 30	ns ns

AC SETUP REQUIREMENTS T_A = 25°C, V_{CC} = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	54		54LS		UNIT
			Min	Max	Min	Max	
t _w	Clock pulse width	Waveform 1	20		20		ns
t _w	Master Reset pulse width	Waveform 3	20		20		ns
t _s (H)	Setup time, High data to CP	Waveform 2	20		20		ns
t _h (H)	Hold time, High data to CP	Waveform 2	5		5		ns
t _s (L)	Setup time, Low data to CP	Waveform 2	20		20		ns
t _h (L)	Hold time, Low data to CP	Waveform 2	5		5		ns
t _{rec}	Recovery time, MR to CP	Waveform 3	25		25		ns

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	54		54LS ⁵		UNIT
			C _L = 50pF		C _L = 50pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to outputs	Waveform 1		34 39		30 30	ns ns
				29 39		35 35	ns ns
t _{PLH} t _{PHL}	Propagation delay MR to outputs	Waveform 3		29 39		35 35	ns ns

Flip-Flops**54175, 54LS175****AC ELECTRICAL CHARACTERISTICS** $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	54		54LS		UNIT
			$C_L = 50\text{pF}$		$C_L = 50\text{pF}$		
			Min	Max	Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	25		30		MHz
t_{PLH} t_{PHL}	Propagation delay Clock to outputs	Waveform 1		44 51		39 39	ns ns
t_{PLH} t_{PHL}	Propagation delay MR to outputs	Waveform 3		33 51		46 46	ns ns

AC SETUP REQUIREMENTS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	54		54LS		UNIT
			Min	Max	Min	Max	
t_w	Clock pulse width	Waveform 1	20		20		ns
t_w	Master Reset pulse width	Waveform 3	20		20		ns
$t_s(H)$	Setup time, High data to CP	Waveform 2	20		20		ns
$t_h(H)$	Hold time, High data to CP	Waveform 2	5		5		ns
$t_s(L)$	Setup time, Low data to CP	Waveform 2	20		20		ns
$t_h(L)$	Hold time, Low data to CP	Waveform 2	5		5		ns
t_{rec}	Recovery time, MR to CP	Waveform 3	25		25		ns


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With all outputs open and $\geq 4.0\text{V}$ applied to all Data and Master Reset inputs, I_{CC} is measured after a momentary ground, then 4.0V is applied to clock.
- These parameters are guaranteed, but not tested.


Flip-Flops

54175, 54LS175


AC WAVEFORMS



Waveform 1. Clock to Output Delays and Clock Pulse Width



Waveform 2. Data Setup and Hold Times



Waveform 3. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

NOTE: For all waveforms $V_M = 1.5V$ for 54 and 54S; $V_M = 1.3V$ for 54LS
The shaded areas indicate when the input is permitted to change for predictable output performance.

Flip-Flops

54175, 54LS175

TEST CIRCUIT AND WAVEFORM

