ADVANCE INFORMATION



PS4581/PS4582/PS4583

8-Channel CMOS Multiplexers Triple SPDT Switch

Features

- Low On-resistance: 50 ohms typical, with ± 5 V Supplies
- On-Resistance Matching Between Channels: 4 ohms
- Guaranteed Low Leakage Currents: <1nA at +25°C
- Rail-to-Rail Analog Signal Range.
- Low Distortion: <0.02% (600ohms)
- Low Crosstalk: -96dB @1 MHz.
- TTL/CMOS Compatible
- Wide Supply Voltage Operation
 - Single Supply: 2V to 12V
 - Dual Supply: $\pm 2V$ to $\pm 6V$
- Low Power Consumption.
- Pin-Compatible Upgrades for 74HC4051/4052/4053 and MAX4051/4052/4053
- 16-pin SOIC and QSOP Packages Save Board Area

Applications

- Audio and Video Switching and Routing
- Lab and Medical Instrumentation
- Low-Voltage Data-Acquisition and Process-Control Systems
- Battery-Powered Communication Systems

Description

The PS4581 is an eight-channel, single-ended multiplexer designed to select one of eight inputs to a common output. The input selected depends on the status of three address bits (ADDA, ADDB, and ADDC). The PS4582 is a differential four-channel multiplexer, controlled by two address bits: ADDA and ADDB. The PS4583 is a triple SPDT, single-pole, double-throw switch.

The INH (inhibit) pin is driven high to open all switches regardless of address bit status. All control inputs are TTL compatible with a single 5V or dual \pm 5V supply.


These devices are designed to operate with dual power supplies from $\pm 2V$ to $\pm 6V$. Single-supply operation is possible from +2V to +12V.

When on, each switch conducts current equally well in either direction and can handle rail-to-rail analog signals. In the off-state, each switch blocks voltages up to the power-supply rails. Off-leakage current is guaranteed to be less than 7nA at +25°C, or 50nA at +85°C

These devices are available in 16-pin DIP, SOIC, and QSOP packages for operation over the -40°C to +85°C temperature range.

Functional Block Diagrams and Pin Configurations

Top Views



INH = 1 Turn all switches OFF

For free samples and the latest literature: www.pericom.com, or phone 1-800-435-2336





Truth Tables

PS4581						
INH	ADDC	ADDB	ADDA	On Switch		
1	X	X	X	All Switches OFF		
0	0	0	0	NO0		
0	0	0	1	NO1		
0	0	1	0	NO2		
0	0	1	1	NO3		
0	1	0	0	NO4		
0	1	0	1	NO5		
0	1	1	0	NO6		
0	1	1	1	NO7		

	PS4583							
INH	ADDC	ADDB	ADDA	(On Switch	es		
1	X	X	X	All	Switches	OFF		
0	0	0	0	NOC	NOB	NOA		
0	0	0	1	NOC	NOB	NCA		
0	0	1	0	NOC	NCB	NOA		
0	0	1	1	NOC	NCB	NCA		
0	1	0	0	NCC	NOB	NOA		
0	1	0	1	NCC	NOB	NCA		
0	1	1	0	NCC	NCB	NOA		
0	1	1	1	NCC	NCB	NCA		

		PS4582	
INH	ADDB	ADDA	On Switch
1	X	X	All Switches OFF
0	0	0	NO0A,B
0	0	1	NO1A,B
0	1	0	NO2A,B
0	1	1	NO3A,B

Logic "0", $V_{AL} \le 0.8V$ Logic "1", $V_{IH} \ge 2.4V$

ADVANCE INFORMATION



PS4581/PS4582/PS4583

COM

8-Channel CMOS Multiplexers

Triple SPDT Switch

Absolute Maximum Ratings

Voltages Referenced to V-	
V+	-0.3 V to + 17 V
GND	0.3V to +17V
GND	$-0.3 \text{V to}(\text{V+}) + 0.3 \text{V}$
V_{IN}, V_{COM}, V_{NO} (Note 1)	or 30mA, whichever occurs first
Current (any terminal)	30mA
Peak Current, COM, NO, NC (pulsed at 1ms, 10% duty cycle)100mA
ESD per method 3015.7	>2000V

Thermal Information

Continuous Power Dissipation
Plastic DIP (derate 10.5mW/°C above +70°C)800mV
Narrow SO and QSOP (derate 8.7mW/°C above +70°C)
Storage Temperature65°C to +150°
Lead Temperature (soldering, 10s) +300°
Operating Temperature Ranges PS458_C 0°C to +70° PS458_E -40°C to +85°

Note 1: Signals on NO, COM, or logic inputs exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to 30mA.

Caution: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

ADVANCE INFORMATION



PS4581/PS4582/PS4583
8-Channel CMOS Multiplexers
Triple SPDT Switch

Pin Description

	Pin		N	F (1)
PS4581	PS4582	PS4583	Name	Function
1,2,4,5,12 13,14,15	-	_	NO0-NO7	Analog Switch Inputs 0-7.
3	_	_	COM	Analog Switch Common Output.
_	11,12,14,15	_	NO0A, NO1A, NO2A, NO3A	Analog Switch Inputs 0-3.
_	13 (COMA)	14 (COMC)	COM	Analog Switch Common Output.
_	_	13	NOC	Analog Switch Normally Open Input.
_	_	12	NCC	Analog Switch Normally Closed Input.
_	_	1	NOB	Analog Switch Normally Open Input.
_	_	2	NCB	Analog Switch "Y" Normally Closed Input.
6	6	6	INH	Digital Enable Input. Normally connect to GND. Can be driven to logic high to set all switches off.
7	7	7	V	Negative Analog Supply-Voltage Input. Connect to GND for single-supply operation.
8	8	8	GND	Ground Connect to digital ground. (Analog signals have no ground reference; they are limited to $V_{C\!C}$ and $V_{E\!E}$.
11	10	11	ADDC/ADDB/ADDC	Digital Address Input (LSB).
10	9	10	ADDB/ADDA/ADDB	Digital Address Input.
9	_	9	ADDA/–/ADDA	Digital Address "C" Input.
_	1,5,2,4	_	NO0B, NO2B, NO1B, NO3B	Analog Switch Inputs 0-3
_			-/COMB/COMB	Analog Switch Output
_			NCA	Analog Switch Normally Closed Input.
_			NOA	Analog Switch Normally Open Input.
_			COMA	Analog Switch Output
16	16	16	V_{CC}	Positive Analog and Digital Supply Voltage Input.

Note: Input and output pins are identical and interchangeable. Any may be considered an inutor output; signals pass equally well in both directions.





PS4581/PS4582/PS4583 8-Channel CMOS Multiplexers
Triple SPDT Switch

 $\begin{array}{l} \textbf{Electrical Specifications - Dual Supplies} \\ (V\pm=\pm5V\pm10\%,GND=0V,V_{AH}=V_{IH}=2.4V,V_{AL}=V_{IL}=0.8V) \end{array}$

Parameter	Symbol	Condition	ons	Temp. (°C)	Min ⁽²⁾	Typ(1)	Max ⁽²⁾	Units
Analog Switch								
Analog Signal Range (3)	V _{ANALOG}			Full	V–		V+	V
On Resistance	D	V+ = 4.5V, V- = -4	4.5.V,	25		50	80	Ω
On Resistance	R _{ON}	$V_{\text{COM}} = +3.5 \text{V}, I_{\text{NO}} =$	= 1mA	Full			100	52
On-Resistance Match	AD	$V_{COM} = \pm 3.5 V, I_{NO}$		25		1	4	Ω
Between Channels ⁽⁴⁾	ΔR_{ON}	V+=4.5V, V-=4.5V	5V	Full			6	22
On-Resistance Flatness ⁽⁵⁾	D	V+ = 5V, V- = -5	. ,	25		4	10	0
OIF RESIstance Flamess	R _{FLAT (ON)}	$I_{NO} = 1 \text{mA}, V_{COM} =$	±3V, 0V	Full			12	Ω
NO Off LeakageCurrent ⁽⁶⁾	T	$V+ = 5.5V, V- = -5.5V, V_{COM} = \pm 4.5V, V_{NO} = \mp 4.5V$		25	-1.0		1.0	nA
NO On Leakage Current	I _{NO (OFF)}			Full	-10		10	
	I _{COM(OFF)}	V+ = 5.5V, V- = -5.5V, $V_{COM} = \pm 4.5V,$ $V_{NO} = +4.5V$	PS4581 PS4582 PS4583	25	-2.0		2.0	nA
COM-Off Leakage Current ⁽⁶⁾				Full	-100		100	
COM-On Leakage Currents				25	-1.0		1.0	
				Full	-50		50	
			PS4581	25	-2.0		2.0	nA
COM On Leakage Current ⁽⁶⁾	ī	V+ = 5.5V, V- = -5.5V,		Full	-100		100	
COM On Leakage Currents	I _{COM(ON)}	V = -3.3 V, $V_{\text{COM}} = \pm 4.5 \text{ V}$	PS4582	25	-1.0		1.0	
		66.12	PS4583	Full	-50		50	
Logic Input								
Logic High Input Voltage	$V_{A\!H}, V_{I\!H}$			Full	2.4			V
Logic Low Input Voltage	$V_{A\!L},V_{I\!L}$			Full			0.8	V
Input Current with Input Voltage High or Low	$I_{ m IH},I_{ m IL}$	$V_A = V_I = V_I$	7+, 0V	Full	-1.0		1.0	μА



Electrical Specifications - Dual Supplies (continued)

 $(V \pm = \pm 5V \pm 10\%, GND = 0V, V_{AH} = V_{IH} = 2.4V, V_{AL} = V_{IL} = 0.8V)$

Parameter	Symbol	Conditio	ns	Temp (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Dynamic								
Transition Time	t _{TRANS}	$V_{\rm NO} \pm 3V = R_{\rm L} = 300\Omega,$	C_L = 35pF, Fig. 1	25		60	200	ns
Break-Before-Make Time Delay	t _{OPEN}	$V_{NO} = 3V, R_L = 300\Omega, C$	L = 35pF, Fig. 3	25	4	10		ns
T O. T	_	W 2W D = 2000 C	- 25 E E 2	25		64	200	
Turn-OnTime	t _{ON}	$V_{NO} = 3V, R_L = 300\Omega, C$	L= 35pF, Fig. 2	Full			200	ns
T OTT	_	W 2W D = 2000 C	- 25 - F Fi 2	25		40	100	
Turn-Off Time	t _{OFF}	$V_{NO} = 3V, R_L = 300\Omega, C$	L = 35pF, Fig. 2	Full			150	ns
Charge Injection ⁽³⁾	Q	$C_L = 1 nF, V_S = 0V, R_S =$	0 ohm,	25		0.5	5	рC
Off Isolation ⁽⁷⁾	OIRR	$C_L = 15 pF, V_{INH} = 5V, I$ $f = 1 \text{ MHz}, V_{NO} = 1 V_{RMS}$		25		-73		dB
Crosstalk (PS4582)	X _{TALK}	$C_L = 15 \text{pF}, R_L = 50\Omega, f = 1 \text{ MHz},$ Figure 6, $V_{NO} = 1V_{RMS}$		25		-96		dB
Crosstalk (PS4583)	X _{TALK}	C_L = 15pF, R_L = 50 Ω , f Figure 6, V_{NO} = 1 V_{RMS}	= 1 MHz,	25		-73		dB
Logic Input Capacitance	C_{IN}	f=1MHz		25		4		pF
NO Off Capacitance	C _{NO} (OFF)	$f=1MHz$, $V_{NO}=0V$		25		4		pF
			PS4581	25		78		
COM Off Capacitance	C _{COM}	$f=1MHz$, $V_{COM}=0V$	PS4582	25		10		pF
	(OFF)		PS4583	25		6		
			PS4581	25		25		
COM On Capacitance	C _{COM}	$f=1MHz$, $V_{COM}=0V$	PS4582	25		17		pF
	(ON)		PS4583	25		12.5		
Supply							•	
Power-Supply Range				Full	±2.0		±8	V
Desition County Course	T. T	$V_{INH} = V_A = 0V \text{ or } V+, \\ V+ = 5.5V, V- = -5.5V$		25	-1		1	4
Positive Supply Current	I+, I–			Full	-10		10	μA

Notes:

- 1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
- 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- 3. Guaranteed by design
- 4. $\Delta R_{ON} = R_{ON} max R_{ON} min$
- 5. Flatness is defined as the difference between the maximum and minimum values of on-resistance measured.

6

- 6. Leakage parameters guaranteed by design.
- 7. Off Isolation = $20\log_{10} V_{COM} / V_{NO}$. See Figure 5.





PS4581/PS4582/PS4583 PERICOM

8-Channel CMOS Multiplexers
Triple SPDT Switch

Electrical Characteristics - Single 5V Supply $(V+=+5V\pm10\%, V-=0V, GND=0V, V_{AH}=V_{IH}=2.4V, V_{AL}=V_{IL}=0.8V)$

Parameter	Symbol	Conditions	Conditions		$\mathbf{Min}^{(1)}$	Typ (2)	Max ⁽¹⁾	Units
Switch								
Analog Signal Range(3)	V _{ANALOG}			Full	V–		V+	V
On Resistance	D	$V+ = 4.5V$, $I_{NO} = 1mA$,		25		90	150	
On Resistance	R _{ON}	$V_{COM} = 3.5V$		Full			200	Ω
ON Resistance Match	$\Delta R_{ m ON}$	$V+ = 4.5V, V_{COM} = 3.5V,$	$I_{NO} = 1 \text{mA}$	25		2	8	Ω
Between Channels ⁽⁴⁾	ΔΚΟΝ			Full			10	22
NO-Off Leakage	Lyo comp	$V+ = 5.5V, V_{NO} = 0V,$		25	-1.0		1.0	nA
Current ⁽⁶⁾	I _{NO (OFF)}	$V_{\text{COM}} = 1\text{V}/4.5\text{V}, V_{\text{NO}} = 4$	4.5V/1V	Full	-10		10	IIA
			DC4591	25	-2		2	
COM-Off Leakage	T	V+ = 5.5V,	PS4581	Full	-100		100	
Current ⁽⁶⁾	I _{COM (OFF)}	$V_{NO} = 4.5 V/1 V,$ $V_{COM} = 1 V/4.5 V$	PS4582	25	-1		1	nA
		COM	PS4583	Full	-50		50	
		$V+ = 5.5V,$ $V_{COM} = 4.5V/1V$	DC 4501	25	-2		2	nA
COM-On Leakage	I _{COM (ON)}		PS4581	Full	-100		100	
Current ⁽⁶⁾			PS4582	25	-1		1	
			PS4583	Full	-50		50	
Digital Logic Input				-				-
Logic High Input Voltage	V _{AH} , V _{IH}			Full	2.4			V
Logic Low Input Voltage	V_{AL}, V_{IL}			Full			0.8	V
Input Current with Input Voltage High or Low	$I_{ m IH}$, $I_{ m IL}$	$V_A = V_I = V +, 0V$		Full	-1		1	μА
Supply				'				-
G 1 G 4	T. T	N. SENIN N. ON	3 .7.1	25	-1.0		1.0	
Supply Current	I+, I–	$V+ = 5.5V, V_A = V_I = 0V$	or v+	Full	-10		10	μA
Dynamic								-
Turn-OnTime	4	$V_{\rm NO} = 3V, R_{\rm L} = 300\Omega, C_{\rm L}$	=35pF,	25			200	
Turn-OnTime	t_{ON}	Figure 2	1	Full			250	ns
Turn-Off Time	4	$V_{NO} = 3V, R_{L} = 300\Omega, C_{L}$	=35pF,	25		40	100	
	t _{OFF}	Figure 2		Full			150	ns
Transition Times	+_	$V_{NO} = 3V, R_{L} = 300\Omega, C_{L}$	=35pF,	25		80	200	
Transition Times	t _{TRANS}	Figure 1		Full			250	ns
Break-Before-Make Interval	t _{OPEN}	$V_{NO} = 3V$, $R_L = 300\Omega$, $C_L = 35pF$, Figure 3		25	10	30		ns
Charge Injection (3)	Q	$C_{L} = 1nF, V_{S} = 0V, R_{S} = 0$	ohm	25			5	рC





Electrical Characteristics - Single 3V Supply

 $(V+=+2.7V \text{ to } 3.6V, V-=0V, GND=0V, V_{AH}=V_{IH}=2.0V, V_{AL}=V_{IH}=0.5V)$

Parameter	Symbol	Conditions		Temp (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Switch								
Analog Signal Range ⁽³⁾	V _{ANALOG}			Full	V		V+	V
On Besidence	D	$I_{NO} = 1 \text{mA}, V_{COM} = 1.5 \text{V}, I_{NO} = 0$).1mA,	25			450	Ω
On-Resistance	R _{ON}	V+ = 2.7V		Full			550	22
No Off Lookage	Ι	$V_{NO} = 1V$, 3V, $V_{COM} = 3V$, 1V,		25	-1.0		1.0	nA
No-Off Leakage	I _{NO(OFF)}	V+ = 3.6V		Full	-10		10	IIA
			DC4501	25	-2		2	
COM-Off Leakage	_	$V_{CC} = 3.6V$,	PS4581	Full	-100		100	
Current ⁽⁸⁾	I _{COM(OFF)}	$V_{NO} = 1V, 3V$ $V_{COM} = 3V, 1V$	PS4582	25	-1		1	nA
		COM 5 1, 1	PS4583	Full	-50		50	
				25	-2		2	
COM-On Leakage	I _{COM(ON)}	V+ = 3.6V, $V_{COM} = 3V, 1V$	PS4581	Full	-100		100	nA
Current ⁽⁸⁾			PS4582	25	-1		1	
			PS4583	Full	-50		50	
Digital Logic Input		1			I			
Logic High Input Voltage	V _{AL} , V _{IH}			Full	2.0			V
Logic Low Input Voltage	V _{AL} , V _{IL}			Full			0.5	V
Input Current with Input Voltage High or Low	I_{IIJ} I_{IL}			Full	-1		1	μА
Dynamic (Guaranteed by Des	sign)							
Turn-On Time	t	$V_{NO} = 1.5 \text{V}, R_{L} = 300 \Omega,$		25			200	ng
Turn-On Time	t _{ON}	$C_L = 35 pF$, Figure 2		Full			250	ns
Turn-Off Time	t	$V_{NO} = 1.5 V, R_L = 300 \Omega,$		25		40	100	ng
Tuni-On Time	t _{OFF}	$C_L = 35 pF$, Figure 2		Full			150	ns
Transition Times	fen a v	$V_{NO} = 1.5/0V, R_L = 300\Omega,$		25		80	200	ns
Transition Times	t _{TRANS}	$C_L = 35 pF$, Figure 1		Full			250	115
Break-Before-Make Interval	t _{OPEN}	$V_{NO} = 1.5V$, $R_L = 300\Omega$, $C_L = 35pF$, Figure 3		25	10	30		ns
Charge Injection ⁽³⁾	Q	$C_L = 1$ nF, $V_S = 0$ V, $R_S = 0$ Ω		Full			5	рC
Supply								
Supply Current	I+, I–	$V_{CC} = 3.6V, V_A = V_1 = 0V \text{ or } V+$		25	-1.0		1.0	μA
Supply Current	1.,1	7. 2.01, 1 _A 1 ₁ 01 01 1	V(C 5.0 V, VA V) 0 V 01 V 1		-10		10	μ.

Notes:

The algebraic convention, where most negative value is a minimum and most positive is a maximum, is used in this data sheet.

8

- Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- Guaranteed by design 3.
- 4.
- $\Delta R_{ON} = R_{ON} \, max R_{ON} \, min$ Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
- Leakage parameters are guaranteed by design.
- Offisolation = $20\log V_{COM}/V_{NO}$, see Figure 5.



Test Circuits/Timing Diagrams




Figure 1. Transition Times




Figure 2. Switching Times




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection




Figure 5. Off Isolation




Figure 6. Crosstalk






Figure 7. NO/COM Capacitance

Ordering Information

Part Number	Temperature	Package
PS4581CPE	0°C to +70°C	PDIP-16
PS4581CSE	0°C to +70°C	Narrow SOIC-16
PS4581CEE	0°C to +70°C	QSOP-16
PS4581EPE	- 40°C to +85°C	PDIP-16
PS4581ESE	- 40°C to +85°C	Narrow SOIC-16
PS4581EEE	- 40°C to +85°C	QSOP-16
PS4582CPE	0°C to +70°C	PDIP-16
PS4582CSE	0°C to +70°C	Narrow SOIC-16
PS4582CEE	0°C to +70°C	QSOP-16

Part Number	Temperature	Package
PS4582EPE	- 40°C to +85°C	PDIP-16
PS4582ESE	- 40°C to +85°C	Narrow SOIC-16
PS4582EEE	- 40°C to +85°C	QSOP-16
PS4583CPE	0°C to +70°C	PDIP-16
PS4583CSE	0°C to +70°C	Narrow SOIC-16
PS4583CEE	0°C to +70°C	QSOP-16
PS4583EPE	- 40°C to +85°C	PDIP-16
PS4583ESE	- 40°C to +85°C	Narrow SOIC-16
PS4583EEE	- 40°C to +85°C	QSOP-16