

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

**description**


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54F113 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F113 is characterized for operation from 0°C to 70°C.


**FUNCTION TABLE**

INPUTS				OUTPUTS	
PRE	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	H	L
H	↓	L	L	Q <sub>0</sub>	$\bar{Q}_0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	
H	H	X	X	Q <sub>0</sub>	$\bar{Q}_0$

SN54F113 . . . J PACKAGE  
SN74F113 . . . D OR N PACKAGE  
(TOP VIEW)




SN54F113 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

**logic symbol†**




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

**SN54F113, SN74F113  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH PRESET**

**ADVANCE  
INFORMATION**

logic diagram (positive logic)



**2**

**Data Sheets**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage <sup>†</sup> .....	-1.2 V to 7 V
Input current .....	-30 mA to 5 mA
Voltage applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current into any output in the low state .....	40 mA
Operating free-air temperature range: SN54F113 .....	-55°C to 125°C
SN74F113 .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>The input voltage ratings may be exceeded provided the input current ratings are observed.

**recommended operating conditions**

		SN54F113			SN74F113			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
$I_{IK}$	Input clamp current			-18			-18	mA
$I_{OH}$	High-level output current			-1			-1	mA
$I_{OL}$	Low-level output current			20			20	mA
$T_A$	Operating free-air temperature	-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54F113		SN74F113		UNIT
		MIN	TYP†	MAX	MIN	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		-1.2	V
V <sub>OH</sub> ‡	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	2.5	3.4	2.5	3.4	V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA	0.30	0.5	0.30	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V		0.1		0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		20		20	μA
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V	J or K		-0.6		mA
		PRE		-3		
		CLK		-2.4		
I <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>D</sub> = 0	-60	-150	-60	-150	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1	12	19	12	19	mA

**timing requirements over recommended operating free-air temperature range (unless otherwise noted)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX†				UNIT
		F113		SN54F113		SN74F113		
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	110			0	100	MHz
t <sub>su</sub>	Setup time before CLK↓	Data high	4			5		ns
		Data low	3			3.5		
t <sub>h</sub>	Hold time after CLK↓	Data high or low	0			0		ns
t <sub>w</sub>	Pulse duration	CLK high or low	4.5			5		ns
		PRE low	4.5			5		
t <sub>su</sub>	Inactive-state setup time‡ before CLK↓	PRE high	4			5		ns

**2**

**Data Sheets**

**switching characteristics (see Note 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX†				UNIT
			F113			SN54F113		SN74F113		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			110	125			100		MHz	
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$	1.2	3.6	6			1.2	7	ns
t <sub>PHL</sub>			1.2	3.6	6			1.2	7	
t <sub>PLH</sub>	PRE	Q or $\bar{Q}$	1.2	4.1	6.5			1.2	7.5	ns
t <sub>PHL</sub>			1.2	4.1	6.5			1.2	7.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

¶ Inactive-state setup time is also referred to as "recovery time".

# For the SN74F113 at V<sub>CC</sub> = 4.75 V and I<sub>OH</sub> = -1 mA, V<sub>OH min</sub> = 2.7 V.

NOTES: 1. I<sub>CC</sub> is measured with all outputs open with the Q and  $\bar{Q}$  outputs alternately at high level; at the time of measurement, the clock input is grounded.

2. See General Information for load circuits and waveforms.