



## FEATURES

- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5\text{V}$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
KS74HCTL<sub>S</sub>: -40°C to +85°C  
KS54HCTL<sub>S</sub>: -55°C to +125°C
- Package options include "small outline" packages (Available Tape & Reel), standard DIPs.

## PIN CONFIGURATION



## LOGIC TIMING WAVEFORMS





## DESCRIPTION

The '393 consists of two independent 4-bit binary counters each with its own clear and clock inputs. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. Parallel outputs from each counter stage provide any submultiple of the input count frequency for system timing signals.

These devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

## LOGIC DIAGRAMS



**Absolute Maximum Ratings\***

Supply Voltage Range V <sub>CC</sub> . . . . .	-0.5V to +7V
DC Input Diode Current, I <sub>IK</sub> (V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> +0.5V) . . . . .	±20 mA
DC Output Diode Current, I <sub>OK</sub> (V <sub>O</sub> < -0.5V or V <sub>O</sub> > V <sub>CC</sub> +0.5V) . . . . .	±20 mA
Continuous Output Current Per Pin, I <sub>O</sub> (-0.5V < V <sub>O</sub> < V <sub>CC</sub> +0.5V) . . . . .	±35 mA
Continuous Current Through V <sub>CC</sub> or GND pins . . . . .	±125 mA
Storage Temperature Range, T <sub>STG</sub> . . . . .	-65°C to +150°C
Power Dissipation Per Package, P <sub>D</sub> <sup>T</sup> . . . . .	500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:  
Plastic Package (N): -12mW/°C from 65°C to 85°C

**Recommended Operating Conditions**

Supply Voltage, V <sub>CC</sub> . . . . .	4.5V to 5.5V
DC Input & Output Voltages*, V <sub>IN</sub> , V <sub>OUT</sub> . . . . .	0V to V <sub>CC</sub>
Operating Temperature	

Range                    KS74HCTL<sub>S</sub>: -40°C to +85°C  
                          KS54HCTL<sub>S</sub>: -55°C to +125°C

Input Rise & Fall Times, t<sub>R</sub>, t<sub>F</sub> . . . . . Max 500 ns

Unused inputs must always be tied to an appropriate logic voltage level (either V<sub>CC</sub> or GND)

**DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=5V±10% Unless Otherwise Specified)





Characteristic	Symbol	Test Conditions	T <sub>A</sub> = 25°C		KS74HCTL <sub>S</sub>		KS54HCTL <sub>S</sub>		Unit
			Typ		T <sub>A</sub> = -40°C to +85°C	T <sub>A</sub> = -55°C to +125°C	Guaranteed Limits		
Minimum High-Level Input Voltage	V <sub>IH</sub>			2.0		2.0		2.0	V
Maximum Low-Level Input Voltage	V <sub>IL</sub>			0.8		0.8		0.8	V
Minimum High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> =-20μA I <sub>O</sub> =-4mA	V <sub>CC</sub> 4.2	V <sub>CC</sub> -0.1 3.98	V <sub>CC</sub> -0.1 3.84		V <sub>CC</sub> -0.1 3.7		V
Maximum Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> =20μA I <sub>O</sub> =4mA I <sub>O</sub> =8mA	0	0.1 0.26 0.39	0.1 0.33 0.5		0.1 0.4		V
Maximum Input Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND		±0.1		±1.0		±1.0	μA
Maximum Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA per input pin V <sub>I</sub> =2.4V		8.0		80.0		160.0	μA
Additional Worst Case Supply Current	ΔI <sub>CC</sub>	other Inputs: at V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA		2.7		2.9		3.0	mA

**AC ELECTRICAL CHARACTERISTICS** (Input  $t_r$ ,  $t_f \leq 6$  ns), HCTL393

Characteristic	Symbol	Conditions <sup>†</sup>	KS74HCTL3		KS54HCTL3		Unit
			T <sub>a</sub> = 25°C V <sub>CC</sub> = 5.0V	T <sub>a</sub> = -40°C to +85°C V <sub>CC</sub> = 5.0V ± 10%	T <sub>a</sub> = -55°C to +125°C V <sub>CC</sub> = 5.0V ± 10%		
		Typ	Guaranteed Limits				
Maximum Clock Frequency	$f_{max}$		40	30	25	20	MHz
Maximum Propagation Delay, A to Q <sub>A</sub>	$t_{PLH}$		15	20	25	30	ns
	$t_{PHL}$		15	20	25	30	ns
Maximum Propagation Delay, A to Q <sub>B</sub>	$t_{PLH}$	$C_L = 50\text{pF}$	26	35	44	53	ns
	$t_{PHL}$		26	35	44	53	ns
Maximum Propagation Delay, A to Q <sub>C</sub>	$t_{PLH}$		34	45	56	67	ns
	$t_{PHL}$		34	45	56	67	ns
Maximum Propagation Delay, A to Q <sub>D</sub>	$t_{PLH}$		45	60	75	90	ns
	$t_{PHL}$		45	60	75	90	ns
Maximum Propagation Delay, CLR to any Q	$t_{PHL}$		29	39	49	58	ns
Minimum Pulse Width	A Input High or Low CLR High	$t_w$	10	13	17	20	ns
Minimum Hold Time, CLR Inactive before A	$t_{su}$		10	13	17	20	ns
Maximum Input Capacitance	$C_{IN}$		5				pF
Power Dissipation Capacitance*	$C_{PD}$	(per counter)	40				pF

\*  $C_{PD}$  determines the no-load dynamic power dissipation:  $P_D = C_{PD} V_{CC}^2 f_{in}$ .

† For AC switching test circuits and timing waveforms see section 2.

**PACKAGE DIMENSIONS****T-90-20****1. PLASTIC PACKAGES**

7







SAMSUNG SEMICONDUCTOR

1675

A-04

781





**PACKAGE DIMENSIONS****T-90-20**

SAMSUNG SEMICONDUCTOR

1676

A-05

782

**PACKAGE DIMENSIONS**T-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

7