


SN54HCT646, SN54HCT648, SN74HCT646, SN74HCT648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS


D2804, MARCH 1984 - REVISED SEPTEMBER 1987

- Inputs are TTL-Voltage Compatible
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HCT' . . . JT PACKAGE
 SN74HCT' . . . DW OR NT PACKAGE
 (TOP VIEW)



SN54HCT' . . . FK PACKAGE
 (TOP VIEW)



NC—No internal connection

description

These devices consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The examples on the following page demonstrate the four fundamental bus-management functions that can be performed with the 'HCT646 or 'HCT648.

Enable (\bar{G}) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable \bar{G} is active (low). In the isolation mode (enable \bar{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54HCT' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HCT' family is characterized for operation from -40°C to 85°C .

2

HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1984, Texas Instruments Incorporated

2-567

SN54HCT646, SN54HCT648, SN74HCT646, SN74HCT648
 OCTAL BUS TRANSCEIVERS AND REGISTERS
 WITH 3-STATE OUTPUTS


T-52-31

2 HCMOS Devices




(21)	(3)	(1)	(23)	(2)	(22)
\bar{G}	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER
 BUS B TO BUS A




(21)	(3)	(1)	(23)	(2)	(22)
\bar{G}	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER
 BUS A TO BUS B



(21)	(3)	(1)	(23)	(2)	(22)
\bar{G}	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
 A, B, OR A AND B



(21)	(3)	(1)	(23)	(2)	(22)
\bar{G}	DIR	CAB	CBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

TRANSFER STORED DATA
 TO A OR B

Pin numbers shown are for DW, JT, and NT packages.

SN54HCT646, SN54HCT648, SN74HCT646, SN74HCT648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS



T-52-31

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION	
\bar{G}	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'HCT646	'HCT648
X	X	↑	X	X	X	Input	Not specified	Store A, B unspecified	Store A, B unspecified
X	X	X	↑	X	X	Not specified	Input	Store B, A unspecified	Store B, A unspecified
H	X	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time \bar{B} Data to A Bus
L	L	X	X	L	H	Output	Input	Stored B Data to A Bus	Stored \bar{B} Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time \bar{A} Data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored A Data to B Bus	Stored \bar{A} Data to B Bus

† The data output functions may be enabled or disabled by various signals at the \bar{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

logic symbols†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.


2
 HCMOS Devices

SN54HCT646, SN54HCT648, SN74HCT646, SN74HCT648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS


T-52-31

logic diagrams (positive logic)

HCT646



HCT648



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND pins	± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package	300 °C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package	260 °C
Storage temperature range	-65 °C to 150 °C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2 HCMOS Devices

**SN54HCT646, SN54HCT648, SN74HCT646, SN74HCT648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS**

T-52-31

recommended operating conditions

		SN54HCT646 SN54HCT648			SN74HCT646 SN74HCT648			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V			2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0			V
V _I	Input voltage	0	V _{CC}		0	V _{CC}		V
V _O	Output voltage	0	V _{CC}		0	V _{CC}		V
t _t	Input transition (rise and fall) times	0	500		0	500		ns
T _A	Operating free-air temperature	-55	125		-40	85		°C

2

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HCT646 SN54HCT648		SN74HCT646 SN74HCT648		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4	V	
	V _I = V _{IH} or V _{IL} , I _{OH} = -6 mA	4.5 V	3.98	4.30		3.7		3.84	V	
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
	V _I = V _{IH} or V _{IL} , I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
I _I	Control Inputs V _I = V _{CC} or 0	5.5 V		±0.1	±100		±1000		±1000	
I _{OZ}	A or B V _O = V _{CC} or 0	5.5 V		±0.01	±0.5		±10		±5	
I _{CC}	V _I = V _{CC} or 0, I _O = 0	5.5 V			8		160		80	
ΔI _{CC} †	One input at 0.5 V or 2.4 V Other inputs at 0 V or V _{CC}	5.5 V		1.4	2.4		3		2.9	
C _I	Control Inputs	4.5 to 5.5 V		3	10		10		10	

†This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C		SN54HCT646 SN54HCT648		SN74HCT646 SN74HCT648		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	4.5 V	0	31	0	22	0	27	MHz
		5.5 V	0	36	0	24	0	29	
t _w	Pulse duration, CBA or CAB high or low	4.5 V	16		23		19		ns
		5.5 V	14		21		17		
t _{su}	Setup time, A before CAB† or B before CBA†	4.5 V	20		30		25		ns
		5.5 V	18		27		23		
t _h	Hold time, A after CAB† or B after CBA†	4.5 V	5		5		5		ns
		5.5 V	5		5		5		

HCMS Devices



SN54HCT646, SN54HCT648, SN74HCT646, SN74HCT648
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

T-52-31

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HCT646 SN54HCT648		SN74HCT646 SN74HCT648		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			4.5 V 5.5 V	31 36	54 64		22 24		27 29	MHz	
t _{pd}	CBA or CAB	A or B	4.5 V 5.5 V		18 16	36 32		54 49		45 41	ns
t _{pd}	A or B	B or A	4.5 V 5.5 V		14 12	27 24		41 37		34 31	ns
t _{pd}	SBA or SAB†	A or B	4.5 V 5.5 V		20 17	38 34		57 51		48 43	ns
t _{en}	\bar{G}	A or B	4.5 V 5.5 V		25 22	49 44		74 67		61 55	ns
t _{dis}	\bar{G}	A or B	4.5 V 5.5 V		25 22	49 44		74 67		61 55	ns
t _{en}	DIR	A or B	4.5 V 5.5 V		25 22	49 44		74 67		61 55	ns
t _{dis}	DIR	A or B	4.5 V 5.5 V		25 22	49 44		74 67		61 55	ns
t _t		Any	4.5 V 5.5 V		9 7	12 11		18 16		15 14	ns

C _{pd}	Power dissipation capacitance	No load, T _A = 25°C	50 pF typ
-----------------	-------------------------------	--------------------------------	-----------

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HCT646 SN54HCT648		SN74HCT646 SN74HCT648		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	CBA or CAB	A or B	4.5 V 5.5 V		24 22	53 47		80 52		66 60	ns
t _{pd}	A or B	B or A	4.5 V 5.5 V		22 20	44 39		67 60		55 50	ns
t _{pd}	SBA or SAB†	A or B	4.5 V 5.5 V		26 24	56 49		83 74		69 62	ns
t _{en}	\bar{G}	A or B	4.5 V 5.5 V		33 22	66 59		100 90		87 74	ns
t _{en}	DIR	A or B	4.5 V 5.5 V		33 22	66 59		100 90		87 74	ns
t _t		Any	4.5 V 5.5 V		17 14	42 38		63 57		53 48	ns

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

†These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

2 HCMOS Devices