

74VHC175 Quad D Flip-Flop

General Description

The VHC175 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.


An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High speed
- Low power dissipation: $I_{CC} = 4 \mu A$ (max) at $T_A = 25$ °C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- All inputs are equipped with a power down protection function
- Balanced propagation delays: t_{PLH} ≃ t_{PHL}
- Wide operating voltage range: V_{CC} (opr) = 2V ~ 5.5V
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC175
- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output

Ordering Code: See Section 5


Logic Symbols



Pin Names	Description
D ₀ -D ₃	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q ₀ -Q ₃	True Outputs
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs



Connection Diagram



Functional Description

The VHC175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (\overline{MP}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs. The VHC175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

Truth Table

Inputs	Outputs				
@ t _n , MR = H	@ t _{n+1}				
D _n	Qn	Q _n			
L	L	Н			
н	Н	L			


H = HIGH Voltage Level

L = LOW Voltage Level

tn = Bit Time before Clock Pulse

 t_{n+1} = Bit Time after Clock Pulse

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$ Lead Temperature (T_{L})

(Soldering, 10 seconds) 300°C

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

Recommended Operating Conditions

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 3.3V \pm 0.3V$ 0 ~ 100 ns/V $V_{CC} = 5.0V \pm 0.5V$ 0 ~ 20 ns/V

DC Characteristics for 'VHC Family Devices

					74VHC	;				
Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A = -40°C to +85°C		Units	Conditions	
			Min	Тур	Max	Min	Max			
V _{IH}	High Level Input Voltage	2.0 3.0-5.5	1.50 0.7 V _{CC}			1.50 0.7 V _{CC}		٧		
V _{IL}	Low Level Input Voltage	2.0 3.0-5.5			0.50 0.3 V _{CC}		0.50 0.3 V _{CC}	٧		
V _{OH}	High Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		٧	$V_{IN} = V_{IH}$	I _{OH} = -50 μA
		3.0 4.5	2.58 3.94			2.48 3.80		٧		$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$
V _{OL}	Low Level Output Voltage	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	٧	$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 50 μA
		3.0 4.5			0.36 0.36		0.44 0.44	٧		I _{OL} = 4 mA I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0-5.5			±0.1		± 1.0	μΑ	$V_{IN} = 5.5V$	or GND
lcc	Quiescent Supply Current	5.5	_		4.0		40.0	μΑ	$V_{IN} = V_{CC}$	or GND

DC Characteristics for 'VHC Family Devices: See Section 2 for Waveforms (Continued)

	Parameter			74V	НС			
Symbol		V _{CC} (V)	T _A = 25°C		T _A = -40°C to +85°C	Units	Conditions	Fig. No.
			Тур	Limits	Limits			
V _{OLP} *	Quiet Output Maximum Dynamic V _{OL}	5.0	0.4	0.8		٧	C _L = 50 pF	2-11, 12
V _{OLV} *	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.4	-0.8		٧	C _L = 50 pF	2-11, 12
V _{IHD} *	Minimum High Level Dynamic Input Voltage	5.0		3.5		٧	C _L = 50 pF	2-11, 12
V _{ILD} *	Maximum Low Level Dynamic Input Voltage	5.0		1.5		V	C _L = 50 pF	2-11, 12

^{*}Parameter guaranteed by design.

AC Electrical Characteristics for 'VHC: See Section 2 for Waveforms

	Parameter		74VHC T _A = 25°C			74VHC T _A = -40°C to +85°C			Conditions	Fig. No.
Symbol		V _{CC} (V)						Units		
			Min	Тур	Max	Min	Max			
f _{MAX}	Maximum Clock	3.3 ± 0.3	90	140		75	-	MHz	$C_L = 15 pF$	
	Frequency		50	75		45		1411 12	C _L = 50 pF	
		5.0 ± 0.5	150	210		125		MHz	$C_L = 15 pF$	
			85	115		75		1411.12	$C_L = 50 pF$	
t _{PLH} ,	Propagation Delay	3.3 ± 0.3		7.5	11.5	1.0	13.5	ns	$C_L = 15 pF$	2-5, 6
t _{PHL}	Time (CP to Q_n or \overline{Q}_n)			10.0	15.0	1.0	17.0	l ns	$C_L = 50 pF$	2-5, 6
		5.0 ± 0.5	ļ	4.8	7.3	1.0	8.5	ns	C _L = 15 pF	2-5, 6
				6.3	9.3	1.0	10.5	113	C _L = 50 pF	2-5, 6
t _{PLH} ,	Propagation Delay Time	3.3 ± 0.3		6.3	10.1	1.0	12.0	ns	C _L = 15 pF	2-5, 6
t _{PHL}	$(\overline{MR} \text{ to } Q_n \text{ or } \overline{Q}_n)$			8.8	13.6	1.0	15.5	115	C _L = 50 pF	2-5, 6
		5.0 ± 0.5		4.3	6.4	1.0	7.5	ns ns	$C_L = 15 pF$	2-5, 6
		<u> </u>		5.8	8.4	1.0	9.5	145	C _L = 50 pF	2-5, 6
t _{OSLH} ,	Output to Output Skew	3.3 ± 0.3			1.5		1.5		C _L = 50 pF (Note 1)	
		5.0 ± 0.5			1.0		1.0		C _L = 50 pF (Note 1)	
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{PD}	Power Dissipation Capacitance			44				pF	(Note 2)	

 $\textbf{Note 1:} \ \text{Parameter guaranteed by design.} \ t_{OSLH} = |t_{PLH_{max}} - t_{PLH_{min}}|; \ t_{OSHL} = |t_{PHL_{max}} - t_{PHL_{min}}|.$

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/4 (per F/F), and the total C_{PD} when n pcs of the Flip Flop operate can be calculated by the following equation: C_{PD} (total) = 30 + 14 * n

AC Operating Requirements for VHC: See Section 2 for Waveforms

			74VHC T _A = 25°C		74VHC		Conditions	Fig.
Symbol	Parameter	*V _{CC} (V)			T _A = -40°C to +85°C	Units		
			Тур	Guarante	ed Minimum			
t _{W(L)}	Minimum Pulse Width (CP)	3.3 5.0		5.0 5.0	5.0 5.0	ns		2-6
t _{W(L)}	Minimum Pulse Width (MR)	3.3 5.0		5.0 5.0	5.0 5.0	ns		2-6
ts	Minimum Setup Time (Dn to CP)	3.3 5.0		5.0 4.0	5.0 4.0	ns	-	2-9
t _H	Minimum Hold Time (Dn to CP)	3.3 5.0		1.0 1.0	1.0 1.0	ns		2-9
t _{rem}	Minimum Removal Time (MR)	3.3 5.0		5.0 5.0	5.0 5.0	ns		2-6, 9

^{*}V_{CC} is 3.3 \pm 0.3V or 5.0 \pm 0.5V