



Integrated Device Technology, Inc.

LOW POWER 3.3V CMOS FAST SRAM 256K (32K x 8-BIT)

PRELIMINARY
IDT71V256SA

FEATURES

- Ideal for high-performance processor secondary cache
- Fast access times:
 - 20/25ns
- Low standby current (maximums):
 - 15mA standby
 - 500uA full standby
- Small packages for space-efficient layouts:
 - 28-pin 300 mil SOJ
- Ideal configuration for large cache sizes, with minimum space and minimum power:
 - 32K x 8
- Produced with advanced high-performance CMOS technology
- Inputs and outputs are LVTTTL-compatible
- Single 3.3V(±0.3V) power supply

DESCRIPTION


The IDT71V256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT71V256SA has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of 20 and 25ns are ideal for 3.3V secondary cache in 3.3V desktop designs.


When power management logic puts the IDT71V256SA in standby mode, its very low power characteristics contribute to extended battery life. By taking \overline{CS} HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as \overline{CS} remains HIGH. Furthermore, under full standby mode (\overline{CS} at CMOS level, $f=0$), power consumption is guaranteed to always be less than 1.65mW and typically will be much smaller.

The IDT71V256SA is packaged in 28-pin 300 mil SOJ packaging.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



SOJ
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals only.
3. Input, Output, and I/O terminals. 4.6V maximum.

PIN DESCRIPTIONS

Name	Description
A ₀ -A ₁₄	Addresses
I/O ₀ -I/O ₇	Data Input/Output
\overline{CS}	Chip Select
\overline{WE}	Write Enable
\overline{OE}	Output Enable
GND	Ground
V _{CC}	Power

3101 tbl 02

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

3101 tbl 05

TRUTH TABLE⁽¹⁾

\overline{WE}	\overline{CS}	\overline{OE}	I/O	Function
X	H	X	High-Z	Standby (ISB)
X	V _{HC}	X	High-Z	Standby (ISB1)
H	L	H	High-Z	Output Disable
H	L	L	D _{OUT}	Read
L	L	X	D _{IN}	Write

NOTE:

1. H = V_{IH}, L = V_{IL}, X = Don't Care

3101 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} (min.) = -1.0V for pulse width less than 5ns, once per cycle.

3101 tbl 06

DC ELECTRICAL CHARACTERISTICS^(1, 2)

($V_{CC} = 3.3V \pm 0.3V$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

Symbol	Parameter	71V256SA20	71V256SA25	Unit
		Com'l.	Com'l.	
I _{CC}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(2)}$	105	100	mA
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} = V_{IH}$, $V_{CC} = \text{Max.}$, Outputs Open, $f = f_{MAX}^{(2)}$	20	20	mA
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, $V_{CC} = \text{Max.}$, $f = 0$	0.5	0.5	mA

NOTES:

- All values are maximum guaranteed values.
- $f_{MAX} = 1/\tau_{CC}$, only address inputs cycling at f_{max} ; $f = 0$ means that no inputs are cycling.

3101 tbl 07

DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 3.3V \pm 0.3V$


Symbol	Parameter	Test Condition	IDT71V256SA			Unit
			Min.	Typ.	Max.	
I _{LI}	Input Leakage Current	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND to } V_{CC}$	—	—	2	μA
I _{LO}	Output Leakage Current	$V_{CC} = \text{Max.}$, $\overline{CS} = V_{IH}$, $V_{OUT} = \text{GND to } V_{CC}$	—	—	2	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, $V_{CC} = \text{Min.}$	—	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, $V_{CC} = \text{Min.}$	2.4	—	—	V

3101 tbl 09

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3101 tbl 08



3101 drw 03

Figure 1. AC Test Load



3101 drw 04

Figure 2. AC Test Load
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{OW}, t_{WHZ})

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.3V \pm 0.3V$, Commercial Temperature Range)


Symbol	Parameter	71V256SA20		71V256SA25		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	20	—	25	—	ns
t _{AA}	Address Access Time	—	20	—	25	ns
t _{ACS}	Chip Select Access Time	—	20	—	25	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Select to Output in High-Z	0	10	0	11	ns
t _{OE}	Output Enable to Output Valid	—	8	—	10	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	3	—	3	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	2	8	2	10	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
Write Cycle						
t _{WC}	Write Cycle Time	20	—	25	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	20	—	ns
t _{CW}	Chip Select to End-of-Write	15	—	20	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WP}	Write Pulse Width	15	—	15	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data to Write Time Overlap	8	—	10	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	4	—	4	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	1	10	1	11	ns

NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.

3101 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




3101 drw 05

NOTES:

1. WE is HIGH for Read cycle.
2. Transition is measured $\pm 200mV$ from steady state.




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



3101 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




3101 drw 07

NOTES:

1. \overline{WE} is HIGH for Read cycle.
2. Device is continuously selected, \overline{CS} is LOW.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. \overline{OE} is LOW.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 5, 7)




3101 drw 08

NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state.
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)(1, 2, 3, 4)




3101 drw 09

NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
4. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
5. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{WC} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

ORDERING INFORMATION



3101 drw 10