

# LOW POWER 3.3V CMOS FAST SRAM 256K (32K x 8-BIT)

PRELIMINARY IDT71V256SA

#### **FEATURES**

- · Ideal for high-performance processor secondary cache
- · Fast access times:
  - 20/25ns
- Low standby current (maximums):
  - 15mA standby
  - 500uA full standby
- · Small packages for space-efficient layouts:
  - 28-pin 300 mil SOJ
- Ideal configuration for large cache sizes, with minimum space and minimum power;
  - 32K x 8
- Produced with advanced high-performance CMOS technology
- · Inputs and outputs are LVTTL-compatible
- Single 3.3V(±0.3V) power supply

#### DESCRIPTION


The IDT71V256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT71V256SA has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of 20 and 25ns are ideal for 3.3V secondary cache in 3.3V desktop designs.

When power management logic puts the IDT71V256SA in standby mode, its very low power characteristics contribute to extended battery life. By taking  $\overline{CS}$  HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as  $\overline{CS}$  remains HIGH. Furthermore, under full standby mode ( $\overline{CS}$  at CMOS level, f=0), power consumption is guaranteed to always be less than 1.65mW and typically will be much smaller.


The IDT71V256SA is packaged in 28-pin 300 mil SOJ packaging.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## **PIN CONFIGURATIONS**



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
V <sub>TERM</sub> (3)	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
Ta	Operating Temperature	0 to +70	.,C
TBIAS	Temperature Under Bias	-55 to +125	°C
TstG	Storage Temperature	-55 to +125	Ç
P⊤ _	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTES:

04044400

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals only.
- 3. Input, Output, and I/O terminals, 4.6V maximum.

### PIN DESCRIPTIONS

Name	Description
A0-A14	Addresses
I/O0-I/O7	Data Input/Output
<u>cs</u>	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

31C1 tbl 01

## CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 3dV	6	рF	
Соит	Output Capacitance	Vout = 3dV	7	ρF	

NOTE:

3101 tbl 04

1 This parameter is determined by device characterization, but is not production tested.

# TRUTH TABLE(1)

WE	cs	Œ	I/O	Function
Χ	Н	X	High-Z	Standby (ISB)
Х	Vнс	_ x _	High-Z	Standby (ISB1)
H	L	Н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	X	Din	Write

NOTE:

1. H = VIH, L = VIL, X = Don't Care

3101 tbl 02

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	oV	3.3V ± 0.3V

3101 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Symbol Parameter		Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.0	_	Vcc+0.3	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

3101 tbl 06

1. VIL (min.) = -1.0V for pulse width less than 5ns, once per cycle.

9

# DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(VCC = 3.3V \pm 0.3V, VLC = 0.2V, VHC = VCC - 0.2V)$ 

Symbol	Parameter	71V256SA20 Com'l.	71V256SA25 Com'l.	Unit
Icc	Dynamic Operating Current $\overline{CS} \le V_{IL}$ , Outputs Open, $V_{CC} = Max.$ , $f = f_{MAX}^{(2)}$	105	100	mA
ISB	Standby Power Supply Current (TTL Level)  SS = ViH, Vcc = Max., Outputs Open, f = fMax <sup>(2)</sup>	20	20	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS ≥ VHC, VCC = Max., f = 0	0.5	0.5	mA

#### NOTES:

- All values are maximum guaranteed values.
- 2.  $f_{MAX} = 1/f_{RC}$ , only address inputs cycling at  $f_{MAX}$ ; f = 0 means that no inputs are cycling.

3101 tbl 07

## DC ELECTRICAL CHARACTERISTICS

 $Vcc = 3.3V \pm 0.3V$ 

			ID	IDT71V256SA		
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
[lti]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		_	2	μА
[lto]	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, VouT = GND to Vcc		_	2	μΑ
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.		_	0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4			V

3101 tbl 09

## **AC TEST CONDITIONS**

Input Pulse Leveis	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3101 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

9.1

3

<sup>\*</sup>Includes scope and jig capacitances

## AC ELECTRICAL CHARACTERISTICS (Vcc = 3.3V ± 0.3V, Commercial Temperature Range)


		71V25	6SA20	71V256SA25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read C	ycle					
tRC	Read Cycle Time	20		25		ns
tAA	Address Access Time	_	20	_	25	ns
tacs	Chip Select Access Time		20	_	25	ns
touz <sup>(1)</sup>	Chip Select to Output in Low-Z	5		5	-	ns
tcHz <sup>(1)</sup>	Chip Select to Output in High-Z	0	10	0	11	ns
<b>t</b> OE	Output Enable to Output Valid		8	_	_10	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	3		3_		ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High-Z	2	8	2	10	ns
<b>t</b> OH	Output Hold from Address Change	3		3	_	ns
Write C	ycle					
twc	Write Cycle Time	20		25		ns
taw	Address Valid to End-of-Write	15		20		ns
tcw	Chip Select to End-of-Write	15		20		ns
tas	Address Set-up Time	0	L —	0	_	ns
twp	Write Pulse Width	15		15		ns
twn	Write Recovery Time	0		0	_	ns
tDW	Data to Write Time Overlap	8		10		ns
ton	Data Hold from Write Time	0	_	0_		ns
tow <sup>(1)</sup>	Output Active from End-of-Write	4	L	4	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High-Z	1	10	1_	_11	ns

NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.

3101 tbl 11

## TIMING WAVEFORM OF READ CYCLE NO. 1(1)




#### NOTES:


- 1. WE is HIGH for Read cycle.
- 2. Transition is measured  $\pm 200 \text{mV}$  from steady state.

g

## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



#### NOTES:

- WE is HIGH for Read cycle.
- 2. Device is continuously selected, CS is LOW,
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state


# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5, 7)



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap of a LOW CS and a LOW WE.
   twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified two


# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 4)



#### NOTES:

- WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of two or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified two

### ORDERING INFORMATION



3101 drw 10