



CY74FCT163374 CY74FCT163H374

16-Bit Registers

Features

- 5V tolerant Inputs and Outputs
- 24 mA balanced drive outputs
- Low power, pin-compatible replacement for LCX, LPT, LVC, LVCH & LVT families
- FCT-C speed at 5.2 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Extended commercial range of -40°C to +85°C
- V_{CC} = 2.7V to 3.6V
- Typical V_{OLP} (ground bounce) < 0.6V at V_{CC} = 3.3V, T_A = 25°C

CY74FCT163H374 Features:

- Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors



Functional Description

The CY74FCT163374 and CY74FCT163H374 are 16-bit D-type registers designed for use as buffered registers in high-speed, low power bus applications. These devices can be used as two independent 8-bit registers or as a single 16-bit register by connecting the output Enable (OE) and Clock (CLK) inputs. The outputs are 24-mA balanced output drivers with current limiting resistors to reduce the need for external terminating resistors and provide for minimal undershoot and reduced ground bounce. Flow-through pinout and small shrink packaging aid in simplifying board layout.

The CY74FCT163H374 has "bus hold" on the data inputs, which retain the input's last state whenever the source driving the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.

The CY74FCT163374 and the CY74FCT163H374 are designed with inputs and outputs capable of being driven by 5.0 V busses, allowing them to be used in mixed voltage systems as translators. The outputs are also designed with a power off disable feature enabling them to be used in applications requiring live insertion.

Logic Block Diagrams



Pin Configuration

SSOP/TSSOP
Top View

1OE	1	48	1CLK
1O1	2	47	1D1
1O2	3	46	1D2
GND	4	45	GND
1O3	5	44	1D3
1O4	6	43	1D4
V _{CC}	7	42	V _{CC}
1O5	8	41	1D5
1O6	9	40	1D6
GND	10	39	GND
1O7	11	38	1D7
1O8	12	37	1D8
2O1	13	36	2D1
2O2	14	35	2D2
GND	15	34	GND
2O3	16	33	2D3
2O4	17	32	2D4
V _{CC}	18	31	V _{CC}
2O5	19	30	2D5
2O6	20	29	2D6
GND	21	28	GND
2O7	22	27	2D7
2O8	23	26	2D8
2OE	24	25	2CLK



Function Table^[1]

Inputs			Outputs	Function
D	CLK	OE	O	
X	L	H	Z	High-Z
X	H	H	Z	
L	┐	L	L	Load Register
H	┐	L	H	
L	┐	H	Z	
H	┐	H	Z	

Pin Description

Name	Description
D	Data Inputs ^[2]
CLK	Clock Inputs
OE	Three-State Output Enable Inputs (Active LOW)
O	Three-State Outputs

Maximum Ratings^[3, 4]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied.....	-55°C to +125°C
Supply Voltage Range.....	0.5V to +4.6V
DC Input Voltage	-0.5V to +7.0V
DC Output Voltage	-0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	-60 to +120 mA
Power Dissipation.....	1.0W
Static Discharge Voltage	>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	-40°C to +85°C	2.7V to 3.6V

Electrical Characteristics Over the Operating Range V_{CC}=2.7V to 3.6V

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage	All Inputs	2.0		5.5	V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[6]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	Standard	V _{CC} =Max., V _I =V _{CC}		±1	μA
		Bus Hold				
I _{IL}	Input LOW Current	Standard	V _{CC} =Max., V _I =GND		±1	μA
		Bus Hold				
I _{BBH} I _{BBL}	Bus Hold Sustain Current on Bus Hold Input ^[7]	V _{CC} =Min.	V _I =2.0V	-50		μA
			V _I =0.8V			
I _{BHHO} I _{BHLO}	Bus Hold Overdrive Current on Bus Hold Input ^[7]	V _{CC} =Max., V _I =1.5V			±500	μA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	Standard	V _{CC} =Max., V _{OUT} =2.7V		±1	μA
		Bus Hold	V _{CC} =Max., V _{OUT} =V _{CC}			
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =GND			±1	μA

Notes:

- H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = HIGH Impedance. ┐ = LOW-to-HIGH Transition.
- On the CY74FCT163H374, these pins have "bus hold."
- Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- Typical values are at V_{CC}=3.3V, T_A=+25°C ambient.
- This parameter is guaranteed but not tested.
- Pins with bus hold are described in Pin Description.
- V_{OH}=V_{CC}-0.6 V at rated current.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Electrical Characteristics Over the Operating Range $V_{CC}=2.7V$ to $3.6V$ (continued)

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I_{ODL}	Output LOW Current ^[9]	$V_{CC}=3.3V, V_{IN}=V_{IH}$ or $V_{IL}, V_{OUT}=1.5V$	50	90	200	mA
I_{ODH}	Output HIGH Current ^[9]	$V_{CC}=3.3V, V_{IN}=V_{IH}$ or $V_{IL}, V_{OUT}=1.5V$	-36	-60	-110	mA
V_{OH}	Output HIGH Voltage	$V_{CC}=\text{Min.}, I_{OH} = -0.1 \text{ mA}$	$V_{CC}-0.2$			V
		$V_{CC}=3.0V, I_{OH} = -8 \text{ mA}$	2.4 ^[8]	3.0		V
		$V_{CC}=3.0V, I_{OH} = -24 \text{ mA}$	2.0	3.0		V
V_{OL}	Output LOW Voltage	$V_{CC}=\text{Min.}, I_{OL} = 0.1 \text{ mA}$			0.2	V
		$V_{CC}=\text{Min.}, I_{OL} = 24 \text{ mA}$		0.3	0.5	
I_{OS}	Short Circuit Current ^[9]	$V_{CC}=\text{Max.}, V_{OUT}=\text{GND}$	-60	-135	-240	mA
I_{OFF}	Power-Off Disable	$V_{CC}=0V, V_{OUT}\leq 4.5V$			± 100	μA

Capacitance^[6] ($T_A = +25^\circ\text{C}, f = 1.0 \text{ MHz}$)

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit	
I_{CC}	Quiescent Power Supply Current	$V_{CC}=\text{Max.}$ $V_{IN}\leq 0.2V,$ $V_{IN}\geq V_{CC}-0.2V$	0.1	10	μA	
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC}=\text{Max.}$ $V_{IN}=V_{CC}-0.6V$ ^[10]	2.0	30	μA	
I_{CCD}	Dynamic Power Supply Current ^[11]	$V_{CC}=\text{Max.},$ One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}=\text{GND}$	50	75	$\mu\text{A}/\text{MHz}$	
I_C	Total Power Supply Current ^[12]	$V_{CC}=\text{Max.}, f_0=10 \text{ MHz},$ $f_1=5 \text{ MHz}, 50\% \text{ Duty Cycle},$ Outputs Open, One Bit Toggling, $\overline{OE}=\text{GND}$	$V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$	0.5	0.8	mA
			$V_{IN}=V_{CC}-0.6V$ or $V_{IN}=\text{GND}$	0.5	0.8	mA
		$V_{CC}=\text{Max.}, f_0=10 \text{ MHz},$ $f_1=2.5 \text{ MHz}, 50\% \text{ Duty Cycle},$ Outputs Open, Sixteen Bits Toggling, $\overline{OE}=\text{GND}$	$V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$	2.5	3.8 ^[13]	mA
			$V_{IN}=V_{CC}-0.6V$ or $V_{IN}=\text{GND}$	2.5	4.0 ^[13]	mA

Notes:

10. Per TTL driven input; all other inputs at V_{CC} or GND.
11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0 N_C / 2 + f_1 N_1)$
 I_{CC} = Quiescent Current with CMOS input levels
 ΔI_{CC} = Power Supply Current for a TTL HIGH input
 D_H = Duty Cycle for TTL inputs HIGH
 N_T = Number of TTL inputs at D_H
 I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 f_0 = Clock frequency for registered devices, otherwise zero
 N_C = Number of clock inputs changing at f_0
 f_1 = Input signal frequency
 N_1 = Number of inputs changing at f_1
 All currents are in milliamps and all frequencies are in megahertz.
13. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



Switching Characteristics Over the Operating Range $V_{CC}=3.0V$ to $3.6V$ ^[14,15]

Parameter	Description	CY74FCT163374A CY74FCT163H374A		CY74FCT163374C CY74FCT163H374C		Unit	Fig. No. ^[16]
		Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay CLK to O	2.0	6.5	2.0	5.2	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time	1.5	6.5	1.5	5.5	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	5.5	1.5	5.0	ns	1, 7, 8
t _{SU}	Set-Up Time HIGH or LOW, D to CLK	2.0		2.0		ns	4
t _H	Hold Time HIGH or LOW, D to CLK	1.5		1.5		ns	4
t _W	CLK Pulse Width HIGH or LOW	5.0		3.3		ns	5
t _{SK(O)}	Output Skew ^[17]		0.5		0.5	ns	

14. Minimum limits are guaranteed but not tested on Propagation Delays.

15. For $V_{CC}=2.7$, propagation delay, output enable and output disable times should be degraded by 20%.

16. See "Parameter Measurement Information" in the General Information section.

17. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Ordering Information CY74FCT163374

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.2	CY74FCT163374CPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT163374CPVC	O48	48-Lead (300-Mil) SSOP	
6.5	CY74FCT163374APAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT163374APVC	O48	48-Lead (300-Mil) SSOP	


Ordering Information CY74FCT163H374

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.2	CY74FCT163H374CPAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT163H374CPVC	O48	48-Lead (300-Mil) SSOP	
6.5	CY74FCT163H374APAC	Z48	48-Lead (240-Mil) TSSOP	Commercial
	CY74FCT163H374APVC	O48	48-Lead (300-Mil) SSOP	

Document #: 38-00577

Package Diagrams

48-Lead Shrunken Small Outline Package O48



48-Lead Thin Shrunken Small Outline Package Z48

