

100355

Low Power Quad Multiplexer/Latch

General Description


The 100355 contains four transparent latches, each of which can accept and store data from two sources. When both Enable (\overline{E}_n) inputs are LOW, the data that appears at an output is controlled by the Select (S_n) inputs, as shown in the Operating Mode table. In addition to routing data from either Do or D₁, the Select inputs can force the outputs LOW for the case where the latch is transparent (both Enables are LOW) and can steer a HIGH signal from either D_0 or D_1 to an output. The Select inputs can be tied together for applications requiring only that data be steered from either D_0 or D_1 . A positive-going signal on either Enable input latches the out-

puts. A HIGH signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs LOW. All inputs have 50 k Ω pulldown resistors.

Features


- Greater than 40% power reduction of the 100155
- 2000V ESD protection
- Pin/function compatible with 100155
- Voltage compensated operating range = -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9165401

Logic Symbol





Pin Names	Description
\overline{E}_1 , \overline{E}_2	Enable Inputs (Active LOW)
\overline{S}_0 , S_1	Select Inputs
MR	Master Reset
D _{na} -D _{nd}	Data Inputs
Q _a -Q _d	Data Outputs
$\overline{Q}_a - \overline{Q}_d$	Complementary Data Outputs

Connection Diagrams



24-Pin Quad Cerpak





Operating Mode Table

	Con	trols		Outputs
Ē ₁	Ē ₂	S ₁	\overline{S}_0	Q _n
Н	Х	Х	Х	Latched (Note 1)
X	Н	Х	Х	Latched (Note 1)
L	L	L	L	D_ox
L	L	Н	L	$D_{0x} + D_{1x}$
L	L	L	Н	L
L	L	Н	Н	D _{1x}

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

Note 1: Stores data present before $\overline{\mathsf{E}}$ went HIGH

Truth Table

			Οι	itputs					
MR	Ē ₁	Ē ₂	S ₁	\overline{S}_0	D _{1x}	D _{0x}	$\overline{\mathbf{Q}}_{\mathbf{x}}$	Q_x	
Н	Χ	Х	Х	Х	Х	Χ	Н	L	
L	L	L	Н	Н	Н	Χ	L	Н	
L	L	L	Н	Н	L	Χ	Н	L	
L	L	L	L	L	Х	Н	L	Н	
L	L	L	L	L	Х	L	Н	L	
L	L	L	L	Н	Х	Χ	Н	L	
L	L	L	Н	L	Н	Χ	L	Н	
L	L	L	Н	L	Х	Н	L	Н	
L	L	L	Н	L	L	L	Н	L	
L	Н	Χ	Х	Χ	Х	Χ	Latched (Note 1)		
L	Χ	Н	Х	Х	Х	Χ	Latche	d (Note 1)	

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Above which the useful life may be impaired.

Storage Temperature (T_{STG})

-65°C to +150°C

Maximum Junction Temperature (T_J) Ceramic

+175°C

 V_{EE} Pin Potential to Ground Pin

-7.0V to +0.5V

Input Voltage (DC) Output Current (DC Output HIGH) V_{EE} to +0.5V

-50 mA

ESD (Note 3)

≥2000V

Recommended Operating Conditions

Case Temperature (T_C)

Military

-55°C to +125°C

Supply Voltage (V_{EE})

-5.7V to -4.2V

Note 2: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

Military Version DC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_{C} = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	T _C	Cond	itions	Notes
V _{OH}	Output HIGH Voltage	-1025	-870	mV	0°C to +125°C			
		-1085	-870	mV	–55°C	V _{IN} = V _{IH (Max)}	Loading with	(Notes 4, 5,
V _{OL}	Output LOW Voltage	-1830	-1620	mV	0°C to +125°C	or V _{IL (Min)}	50Ω to -2.0V	6)
		-1830	-1555	mV	–55°C			
V _{OHC}	Output HIGH Voltage	-1035		mV	0°C to +125°C			
		-1085		mV	−55°C	V _{IN} = V _{IH (Min)}	Loading with	(Notes 4, 5,
V _{OLC}	Output LOW Voltage		-1610	mV	0°C to +125°C	or V _{IL (Max)}	50Ω to -2.0V	6)
			-1555	mV	−55°C			
V _{IH}	Input HIGH Voltage	-1165	-870	mV	−55°C to	Guaranteed HIGH	I Signal	(Notes 4, 5,
					+125°C	for ALL Inputs		6, 7)
V _{IL}	Input LOW Voltage	-1830	-1475	mV	−55°C to	Guaranteed LOW	Signal	(Notes 4, 5,
					+125°C	for ALL Inputs		6, 7)
IIL	Input LOW Current	0.50		μΑ	−55°C to	V _{EE} = -4.2V		(Notes 4, 5,
					+125°C	V _{IN} = V _{IL (Min)}		6)
I _{IH}	Input HIGH Current							
	\overline{S}_0 , S_1		220					
	$\overline{E}_{1},\overline{E}_{2}$		350	μΑ	0°C to +125°C			
	D _{na} -D _{nd}		340			$V_{EE} = -5.7V$		
	MR		430			$V_{IN} = V_{IH (Max)}$		(Notes 4, 5,
			320					6)
	$\overline{E}_{1},\overline{E}_{2}$		500	μΑ	–55°C			
	D _{na} -D _{nd}		490					
	MR		630					
I _{EE}	Power Supply Current	-95	-32	mA	-55°C to +125°C	Inputs Open		(Notes 4, 5, 6)

Note 4: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 5: Screen tested 100% on each device at -55°C, +25°C, and +125°C Temp., Subgroups 1, 2, 3, 7, and 8.

Note 6: Sample tested (Method 5005, Table 1) on each Mfg. lot at +25°, +125°C, and -55°C Temp., Subgroups 1, 2, 3, 7, and 8.

Note 7: Guaranteed by applying specified input condition and testing VOH/VOL.

Military Version AC Electrical Characteristics

 $V_{\rm EE}$ = -4.2V to -5.7V, $V_{\rm CC}$ = $V_{\rm CCA}$ = GND

Symbol	Parameter	T _C =	–55°C	T _C =	+25°C	T _C = -	+125°C	Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t _{PLH}	Propagation Delay									
t_{PHL}	D _{na} -D _{nd} to Output	0.40	2.30	0.50	2.20	0.50	2.60	ns		
	(Transparent Mode)									
t _{PLH}	Propagation Delay								Figures 1, 2	
t_{PHL}	\overline{S}_0 , S_1 to Output	0.60	3.00	0.80	2.70	0.80	3.20	ns		(N=4== 0 0
	(Transparent Mode)									(Notes 8, 9, 10)
t _{PLH}	Propagation Delay	0.50	2.60	0.60	2.30	0.70	2.70	ns		10)
t_{PHL}	\overline{E}_1 , \overline{E}_2 to Output									
t _{PLH}	Propagation Delay	0.60	2.80	0.70	2.60	0.70	2.90	ns	Figures 1, 3	(Notes 8, 9,
t_{PHL}	MR to Output									10)
t _{TLH}	Transition Time	0.40	1.90	0.40	1.90	0.40	1.90	ns	Figures 1, 2	(Note 11)
t_{THL}	20% to 80%, 80% to 20%									
ts	Setup Time									
	D _{na} -D _{nd}	0.90		0.90		0.90		ns	Figure 4	(Note 11)
	\overline{S}_0 , S_1	2.40		2.40		2.40				
	MR (Release Time)	1.50		1.50		1.50			Figure 3	
t _H	Hold Time									
	D _{na} -D _{nd}	0.40		0.40		0.40		ns	Figure 4	(Note 11)
	\overline{S}_0 , S_1	0.00		0.00		0.00				
t _{pw} (L)	Pulse Width LOW \overline{E}_1 , \overline{E}_2	2.00		2.00		2.00		ns	Figure 2	(Note 11)
t _{pw} (H)	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3	(Note 11)


Note 8: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals –55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 9: Screen tested 100% on each device at +25°C, Temperature only, Subgroup A9.

Note 10: Sample tested (Method 5005, Table 1) on each Mfg. lot at +25°, Subgroup A9, and at +125°C, and -55°C Temp., Subgroups A10 & A11.

Note 11: Not tested at +25°C, +125°C and -55°C Temperature (design characterization data).





Notes:

$$\begin{split} &V_{CC},\,V_{CCA}=+2V,\,V_{EE}=-2.5V\\ &L1\text{ and }L2=\text{ equal length }50\Omega\text{ impedance lines}\\ &R_T=50\Omega\text{ terminator internal to scope} \end{split}$$

Decoupling 0.1 μF from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50 Ω to GND

 C_L = Fixture and stray capacitance \leq 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

FIGURE 1. AC Test Circuit (Using Quad Cerpak)

Switching Waveforms






FIGURE 2. Enable Timing




the is the minimum time before the transition of the enable that information must be present at the data input.

In is the minimum time after the transition of the enable that information must remain unchanged at the data input.

FIGURE 4. Data Setup and Hold Times





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Fax: 65-2504466

Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Email: sea.support@nsc.com

National Semiconductor

	<u>Design</u>	Purchasing	Quality	Company	<u>Jobs</u>
Products > Military/Aero	ospace > Log	<u>ic</u> > <u>ECL</u> > 10	0355		
	Product Foots				

100355 Low Power Quad Multiplexer/Latch

Contents

- General Description
- Features
- Datasheet
- Package Availability, Models, Samples & Pricing

General Description

The 100355 contains four transparent latches, each of which can accept and store data from two sources. When both Enable $(E\#_n)$ inputs are LOW, the data that appears at an output is controlled by the Select (S_n) inputs, as shown in the Operating Mode table. In addition to routing data from either D_0 or D_1 , the Select inputs can force the outputs LOW for the case where the latch is transparent (both Enables are LOW) and can steer a HIGH signal from either D_0 or D_1 to an output. The Select inputs can be tied together for applications requiring only that data be steered from either D_0 or D_1 . A positive-going signal on either Enable input latches the outputs. A HIGH signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs LOW. All inputs have 50 k Ohm pulldown resistors.

Features

- Greater than 40% power reduction of the 100155
- 2000V ESD protection
- Pin/function compatible with 100155
- Voltage compensated operating range = -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9165401

Datasheet

Title	Size (in Kbytes)	Date	View Online	X Download	Receive via Email
100355 Low Power Quad Multiplexer/Latch	148 Kbytes	17-Aug-98	View Online	Download	Receive via Email
100355 Mil-Aero Datasheet MN100355-X	108 Kbytes		View Online	Download	Receive via Email

Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

Package Availability, Models, Samples & Pricing

Part Number	Package		Status	Models		Samples &	Budgetary Pricing		Std Pack	Package
rart Number	Type	Type # pins Status SPICE IB:		IBIS	Electronic Orders	Quantity	\$US each		Marking	
5962-9165401MXA	Cerdip	24	Full production	N/A	N/A		50+	\$38.0000	of	[logo]¢Z¢S¢4¢A\$E 100355DMQB /Q 5962-9165401MXA
5962-9165401MYA	Cerquad	24	Full production	N/A	N/A		50+	\$40.5000	tube of 14	[logo]¢Z¢S¢4¢A Q\$E 100355 FMQB 5962 -9165401 MYA
5962-9165401VXA	Cerdip	24	Full production	N/A	N/A		50+	\$265.0000	1 1	[logo]¢Z¢S¢4¢A\$E 100355J-QMLV 5962-9165401VXA

5962-9165401VYA	Cerquad	24	Full production	N/A	N/A	50+	\$265.0000	tube of 14	[logo]¢Z¢S¢4¢A 100355W- QMLV 5962 -9165401 VYA \$E
100355 MW8	waf	er	Full production	N/A	N/A			N/A	-

[Information as of 1-Sep-2000]

Quick Search	Parametric	System	Product	Home
	Search	Diagrams	Tree	Home

About Languages . About the Site . About "Cookies"

National is QS 9000 Certified . Privacy/Security

Copyright © National Semiconductor Corporation

Preferences . Feedback