

32K x 8 SRAM

MSM832 - 12/15

Issue 4.2 : November 1998

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Description

Block Diagram

The MSM832 is a Static RAM organised as 32K x 8 available with access times of 120 or 150 ns. The device is available in five ceramic package options including the high denisty VIL™ package. It features completely static operation with a low power standby mode and is 3.0V battery back-up compatible. It is directly TTL compatible and has common data inputs and outputs.

The device may be screened in accordance with MIL-STD-883.


32,768 x 8 CMOS Static RAM

Features

- Access Times of 120/150 ns.
- · JEDEC Standard footprint.
- Low Power Operation: 385 mW (max)
- Low Power Standby: 1.1 mW (max) -L version.
- Low Voltage Data Retention.
- Directly TTL compatible.
- · Completely Static Operation.

АЗ Row Α4 Memory Array A5 Address Decoder A6 Buffer 512 X 512 A7 Α8 A12 A13 D0 Column I/O I/O Buffer D7 Column Decoder WE Y Address Buffer ŌĒ CS – 2222

Package Details Pin Count Description Package Type 28 0.1" Vertical-in-Line (VIL™) V 28 0.3" Dual-in-line (SKINNY DIP) Т S 28 0.6"Dual-in-Line (DIP) 32 J-Leaded Chip Carrier (JLCC) J 32 Leadless Chip Carrier (LCC) W



DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)

Voltage on any pin relative to V $_{\rm SS}$ (2) V $_{\rm T}$ -0.5V to +7 V Power Dissipation P $_{\rm T}$ 1 W Storage Temperature T $_{\rm STG}$ -65 to +150 $^{\circ}$ C

Notes: (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: -3.0V for less than 50ns.

Recommended Operating Conditions								
Parameter	Symbol	min	typ	max	Unit			
Supply Voltage	V _{cc}	4.5	5.0	5.5	V			
Input High Voltage	$V_{_{\mathrm{IH}}}$	2.2	-	V _{cc} +0.5	V			
Input Low Voltage	$V_{_{\rm IL}}$	-0.5	-	8.0	V			
Operating Temperature	T_{A}	0	-	70	°C			
	T_AL	-40	-	85	°C(Suffix I)			
	T_AM	-55	-	125	°C (Suffix M, MB)			

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55$ °C to $+125$ °C)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
Input Leakage Current	I _{LI}	V_{IN} =0 V to V_{CC}	-	-	2	μΑ			
Output Leakage Current	I_{LO}	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ ,V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}} \text{ ,} \overline{\text{WE}} = \text{V}_{\text{IL}}$	-	-	2	μΑ			
Average Supply Current	I_{cc}	$\overline{\text{CS}}=\text{V}_{\text{IL}},\text{I}_{\text{I/O}}=0\text{mA},$ Min. Cycle, Duty=100%	-	-	70	mA			
Standby Supply Current	I _{SB1}	CS=V _{IH} ,Min Cycle.	-	-	3	mA			
-L Versior	ı I _{SB2}	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, 0.2 \text{V} \ge \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}$	-	-	200	mA			
Output Voltage	V_{OL}	I _{OL} = 2.1 mA	-	-	0.4	V			
	V_{OH}	I _{OH} = -1.0 mA	2.4	-	-	V			

Typical values at $\rm V_{\rm cc} = 5.0V, T_{\rm A} = 25^{\rm o}C$ and specified loading

Capacitance $(V_{CC}=5V\pm10\%, T_A=25^{\circ}C)$								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
Input Capacitance	C _{IN}	$V_{IN} = 0V$	-	-	8	pF		
I/O Capacitance	$C_{_{I\!/\!O}}$	V _{I/O} = 0V	-	-	10	pF		

Note: This parameter is not 100% tested.

MSM832-12/15 ISSUE 4.2: November 1998

Operating Modes

The table below shows the logic inputs required to control the MSM832.

Mode	CS	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	_{SB1} , _{SB2}	High Z	PowerDown
OutputDisable	0	1	1	I _{cc}	High Z	
Read	0	0	1	I _{cc}	D _{OUT}	Read Cycle
Write	0	Х	0	I _{cc}	D _{IN}	Write Cycle

$$1 = V_{IH}$$
, $0 = V_{IL}$, $X = Don't Care$


Low V _{cc} Data Retention Characteristics - L Version Only $(T_A = -55^{\circ}C \text{ to } +125^{\circ}C)$									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
V _{cc} for Data Retention	$V_{_{\mathrm{DR}}}$	CS ≥V _{CC} -0.2V, V _{IN} ≥0V	2.0	-	-	V			
Data Retention Current -L Version	I _{CCDR2}	$V_{CC}=3.0V, \overline{CS} \ge V_{CC}-0.2V, V_{IN} \ge 0$	✓ -	-	170	μΑ			
Chip Deselect to Data Retention Time	$t_{\scriptscriptstyleCDR}$	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t_{R}	See Retention Waveform	$t_{\rm RC}^{\rm (1)}$	-	-	ns			

Notes (1) $t_{RC} = Read Cycle Time$

AC Test Conditions

Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * $V_{cc} = 5V \pm 10\%$



ACOPERATING CONDITIONS

Read Cycle	•
------------	---


		1	2	1	15	
Parameter	Symbol	min	max	min	max	Unit
Read Cycle Time	t_{RC}	120	-	150	-	ns
Address Access Time	t _{AA}	-	120	-	150	ns
Chip Select Access Time	t_{ACS}	-	120	-	150	ns
Output Enable to Output Valid	t_{OE}	-	60	-	70	ns
Output Hold from Address Change	$t_{_{\mathrm{OH}}}$	10	-	10	-	ns
Chip Selection to Output in Low Z	t _{CLZ}	10	-	10	-	ns
Output Enable to Output in Low Z	t_{OLZ}	5	-	5	-	ns
Chip Deselection to Output in High $Z^{(3)}$	t _{CHZ}	0	40	0	50	ns
Output Disable to Output in High $Z^{(3)}$	t_{OHZ}	0	40	0	50	ns

Write	Cyc	e
-------	-----	---

		1	2		15		
Parameter	Symbol	min.	max	min.	max	Unit	
Write Cycle Time	t_{wc}	120	-	150	-	ns	
Chip Selection to End of Write	t_{cw}	85	-	100	-	ns	
Address Valid to End of Write	$t_{_{AW}}$	85	-	100	-	ns	
Address Setup Time	t _{AS}	0	-	0	-	ns	
Write Pulse Width	t_{WP}	70	-	90	-	ns	
Write Recovery Time	t_{WR}	0	-	0	-	ns	
Write to Output in High Z	\mathbf{t}_{WHZ}	0	40	0	50	ns	
Data to Write Time Overlap	$t_{_{\mathrm{DW}}}$	50	-	60	-	ns	
Data Hold from Write Time	$t_{_{DH}}$	0	-	0	-	ns	
Output Disable to Output in High $Z^{\scriptscriptstyle{(3)}}$	\mathbf{t}_{OHZ}	-	40	-	50	ns	
Output Active from End of Write	t_{ow}	5	-	5	-	ns	

MSM832-12/15 ISSUE 4.2:November 1998


Read Cycle Timing Waveform (1)




Notes:

- (1) During the Read Cycle, WE is High.
- (2) Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs acheive the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (5)



Data Retention Waveform




AC Write Characteristics Notes

- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WR} is measured from the earlier of \overline{CS} or WE going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. (OE=V_{||})
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} and t_{OHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.


MSM832-12/15 ISSUE 4.2: November 1998


PACKAGE DETAILS dimensions in mm (inches)

28 pin 0.1" Vertical-In-Line (VIL) - 'V' Package




28 pin 0.3" Dual-in-Line (SKINNY) - 'T' Package






28 pin 0.6" Dual-In-Line (DIL) - 'S' Package




32 pin J-Leaded Chip Carrier - 'J' Package



MSM832-12/15 ISSUE 4.2: November 1998

32 pad Leadless Chip Carrier (LCC) - 'W' Package



Minimum Order Product - Consult Factory for details


SCREENING

Military Screening Procedure

The Component Screening Flow for high reliability parts in accordance with Mil-883 method 5004 is shown below:

MB COMPONENT SCREENING FLOW							
SCREEN	TESTMETHOD	LEVEL					
Visual and Mechanical							
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min	100% 100% 100% 100% 100%					
Final Electrical Tests	Per applicable Device Specification						
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Functional	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Switching (ac)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%					
Hermeticity	1014						
Fine Gross	Condition A Condition C	100% 100%					
External Visual	2009 Per vendor or customer specification	100%					

ORDERING INFORMATION



Although this data is believed to be accurate, the information contained herein is not intended to, and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Our products are not authorised for use as critical components in life support devices, or systems without the express written approval of a company director.