

HS-C²MOS™ INTEGRATED CIRCUITS

040652 (37)
040659 (363)
040668 (533)
040663 (573)



PRELIMINARY DATA

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT

- HC373 NON INVERTING
- HC533 INVERTING
- HC563 INVERTING
- HC573 NON INVERTING

DESCRIPTION

The M54/74HC373, M54/74HC533, M54/74HC563 and M54/74HC573 are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.


These ICs achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and a output enable input (OE). While the LE input is held at a high level, the Q outputs will follow the data input precisely or inversely. When the LE is taken low, the Q outputs will be latched precisely or inversely at the logic level of D input data.

While the OE input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.

The application designer has a choice of combination of inverting and non-inverting outputs, symmetrical and neighboring input/output pin layout. The HC373 and the HC573, the HC533 and the HC563 have the same function and the same characteristics respectively, but have different pin layouts. The three-state output configuration and the wide choice of outline make bus-organized systems simple.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.



FEATURES


- High Speed
 $t_{PD} = 15 \text{ ns (Typ)}$ at $V_{CC} = 5V$
- Low Power Dissipation
 $I_{CC} = 4 \mu A$ (Max.) at $T_A = 25^\circ C$
- High Noise Immunity
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability
15 LSTTL Loads
- Symmetrical Output Impedance
 $|I_{OH}| = I_{OL} = 6 \text{ mA (Min.)}$
- Balanced Propagation Delays
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range
 $V_{CC} \text{ (opr)} = 2V \text{ to } 6V$
- Pin and Function compatible with 74LS373/533/563/573

PIN CONNECTIONS (top view)






CHIP CARRIER



LOGIC DIAGRAM



TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	LE	D	Q (HC373) (HC573)	\overline{Q} (HC533) (HC563)
H	X	X	Z	Z
L	L	X	No change*	No change*
L	H	L	L	H
L	H	H	H	L

X: Don't Care

Z: High impedance

*: Q/ \overline{Q} outputs are latched at the time when the LE input is taken low logic level.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 35	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 70	mA
P_D	Power Dissipation	500 (*)	mW
T_{stg}	Storage Temperature	- 65 to 150	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

(*) 500 mW: \cong 65 $^{\circ}C$ derate to 300 mW by 10 mW/ $^{\circ}C$: 65 $^{\circ}C$ to 85 $^{\circ}C$.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
V_{CC}	Supply Voltage	4.5 to 5.5	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	$^{\circ}C$
t_r, t_f	Input Rise and Fall Time	V_{CC} $\left\{ \begin{array}{l} 2 \text{ V} \\ 4.5 \text{ V} \\ 6 \text{ V} \end{array} \right. \begin{array}{l} 0 \text{ to } 1000 \\ 0 \text{ to } 500 \\ 0 \text{ to } 400 \end{array}$	ns

M54HC373/563
M54HC533/573
M74HC373/563
M74HC533/573

DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.			
V _{IH}	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—	3.15	—			
		6.0		4.2	—	—	4.2	—	4.2	—			
V _{IL}	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8	—	1.8			
V _{OH}	High Level Output Voltage	2.0	V _I	i _O	- 20 μA	1.9	2.0	—	1.9	—	1.9	—	V
		4.5				4.4	4.5	—	4.4	—	4.4	—	
		6.0				5.9	6.0	—	5.9	—	5.9	—	
		4.5				- 6.0 mA	4.18	4.31	—	4.13	—	4.10	
6.0	- 7.8 mA	5.68	5.8	—	5.63		—	5.60	—				
V _{OL}	Low Level Output Voltage	2.0	V _{IH} or V _{IL}	20 μA	—	0	0.1	—	0.1	—	0.1	V	
		4.5			—	0	0.1	—	0.1	—	0.1		
		6.0			—	0	0.1	—	0.1	—	0.1		
		4.5			6.0 mA	—	0.17	0.26	—	0.33	—		0.40
6.0	7.8 mA	—	0.18	0.26		—	0.33	—	0.40				
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND	—	—	±0.1	—	±1	—	±1	μA		
I _{OZ}	3-State Output Off-State Current	6.0	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND	—	—	±0.5	—	±5	—	±1	μA		
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND I _O = 0	—	—	4	—	40	—	80	μA		

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, Input t_r = t_f = 6ns)

Symbol	Parameter	CL (pF)	54HC and 74HC			Unit
			MIN.	TYP.	MAX.	
t _{TLH} t _{THL}	Output Transition Time	50		7	11	ns
t _{PLH} t _{PHL}	Propagation Delay Time (LE-Q, Q)	50		20	32	ns
t _{PLH} t _{PHL}	Propagation Delay Time (D-Q, Q)	50		17	27	ns
t _{W(H)}	Minimum Pulse Width (LE)	50		8	15	ns
t _s	Minimum Set-up Time	50		2	15	ns
t _h	Minimum Hold Time	50		—	10	ns
t _{PZL} t _{PZH}	3-State Output Enable Time	50		17	27	ns
t _{PLZ} t _{PHZ}	3-State Output Disable Time	5		16	26	ns



AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0		—	24	60	—	75			ns
		4.5		—	8	12	—	15			
		6.0		—	6	10	—	13			
t_{PLH} t_{PHL}	Propagation Delay Time (LE - Q, \bar{Q})	2.0		—	82	175	—	210			ns
		4.5		—	22	35	—	42			
		6.0		—	19	30	—	36			
t_{PLH} t_{PHL}	Propagation Delay Time (D-Q, \bar{Q})	2.0		—	66	145	—	175			ns
		4.5		—	18	29	—	35			
		6.0		—	16	25	—	30			
$t_{W(H)}$	Minimum Pulse Width (LE)	2.0		—	30	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t_s	Minimum Set-up Time	2.0		—	10	75	—	90			ns
		4.5		—	2	15	—	18			
		6.0		—	2	13	—	16			
t_h	Minimum Hold Time	2.0		—	—	50	—	60			ns
		4.5		—	—	10	—	12			
		6.0		—	—	9	—	11			
t_{PZL} t_{PZH}	Output Enable Time	2.0	$R_L = 1\text{k}\Omega$	—	62	145	—	175			ns
		4.5		—	18	29	—	35			
		6.0		—	16	25	—	30			
t_{PLZ} t_{PHZ}	Output Disable Time	2.0	$R_L = 1\text{k}\Omega$	—	45	175	—	210			ns
		4.5		—	22	35	—	42			
		6.0		—	20	30	—	36			
C_{IN}	Input Capacitance			—	5	10	—	10			pF
C_{OUT}	Output Capacitance			—	10	—	—	—			
$C_{PD} (*)$	Power Dissipation Capacitance			—	41	—	—	—			

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.
 $I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per Latch)