

Integrated Device Technology, Inc.

# CMOS STATIC RAMS 64K (16K x 4-BIT)

Added Chip Select and Output Enable Controls

IDT 7198S IDT 7198L

#### **FEATURES:**

- Optimized for fast RISC processors, including IDT79R3000
- Fast Output Enable (OE) pin available for added system flexibility
- Multiple Chip Selects (CS<sub>1</sub>, CS<sub>2</sub>) simplify system design and operation
- High speed (equal access and cycle times)
  - Military: 20/25/30/35/45/55/70/85ns (max.)
  - Commercial: 15/19/20/25/30/35/45ns (max.)
- · Low power consumption
  - IDT7198S

Active: 350mW (typ.)

Standby: 100µw (typ.)

- IDT7198L

Active: 300mW (typ.) Standby: 30µw (typ.)

- Battery back-up operation 2V data retention (L version only)
- 24-pin THINDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, 24-pin SOIC, flatpack and CERPACK
- Produced with advanced CEMOS<sup>™</sup> technology
- · Bidirectional data inputs and outputs
- Inputs/outputs TTL-compatible
- Three-state outputs
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-86859 is pending listing on this function. Refer to Section 2/page 2-4.

#### **DESCRIPTION:**

The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K  $\times$  4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.


The IDT7198 features three memory control functions: Chip Select 1 ( $\overline{CS}_1$ ), Chip Select 2 ( $\overline{CS}_2$ ) and Output Enable ( $\overline{OE}$ ). These three functions greatly enhance the IDT7198's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available, with typical power consumption of only 300mW. The IDT7198 offers a reduced power standby mode, I<sub>SB1</sub>, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only 30µW when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOIC and 24-pin flatpack or CERPACK, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

**JANUARY 1989** 

#### **MEMORY CONTROL:**

The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature ( $\overline{CS}_1$ ,  $\overline{CS}_2$ ) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding. Since external decoding logic is reduced, board space is saved, system speed is enhanced by approximately 10-20ns and system reliability improves as a result of lower parts count. (See technical note 1 "Using Two Chip Selects on the IDT7198.")

Both chip selects, Chip Select  $1(\overline{CS}_1)$  and Chip Select  $2(\overline{CS}_2)$ , must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

The fast output enable function (OE) is also a highly desirable feature of the IDT7198 high-speed common I/O static RAM. This function is designed to eliminate problems associated with data bus contention by allowing the data outputs to be controlled independent of either chip select. Its speed permits further decreases in overall read cycle timing.

These added memory control features provide improved system design flexibility, along with overall system speed performance enhancements.

#### PIN CONFIGURATION LOGIC SYMBOL 8 N S S S INDEX-I/O<sub>4</sub> A₀ ☐ A<sub>o</sub> 23 A<sub>13</sub> 22 A<sub>12</sub> A1 | 2 28 [] NC A٦ A<sub>2</sub> ):J 5 A<sub>2</sub> □ 3 A<sub>2</sub> 25 [] A<sub>13</sub> D24-1 21 A11 A₃ □ 4 a د:ځ A<sub>3</sub> 24 [] A<sub>12</sub> 1/02 P24-1, 20 A<sub>10</sub> C24-1, 20 A<sub>10</sub> S024-2, 19 A<sub>9</sub> F24-1, 18 CS<sub>2</sub> $A_4$ A₄ ☐ 5 Σ:3 <sup>7</sup> 23 [7] A<sub>11</sub> A<sub>5</sub> A<sub>5</sub> L28-2 22 [] A<sub>10</sub> As Α<sub>6</sub> A, 21 [] Ag 17 1/04 A, As I/O<sub>3</sub> A<sub>8</sub> | 9 CS<sub>1</sub> | 10 OE | 11 20 [] I/O<sub>4</sub> Y24-2 16 | 1/O<sub>3</sub> 15 | 1/O<sub>2</sub> 14 | 1/O<sub>1</sub> A<sub>8</sub> 19 [] Ag 1/O<sub>3</sub> A<sub>10</sub> CS<sub>1</sub> 18 []] 1/02 A<sub>11</sub> A<sub>12</sub> □ WE GND [ 12 13 A<sub>13</sub> I/O<sub>4</sub> DIP/SOIC/FLATPACK/CERPACK TOP VIEW LCC TOP VIEW CS₁ CS₂ OE WE

#### **PIN NAMES**

A <sub>0</sub> -A <sub>13</sub>	Address Inputs	ŌĒ	Output Enable
CS <sub>1</sub>	Chip Select 1	I/O <sub>1</sub> -I/O <sub>4</sub>	Data I/O
ČŠ₂	Chip Select 2	Vcc	Power
WE	Write Enable	GND	Ground

#### **ABSOLUTE MAXIMUM RATINGS (1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to + 125	ů
TBIAS	Temperature Under Bias	-55 to + 125	-65 to +135	ů
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	w
louт	DC Output Current	50	50	mA

#### NOTE:

### **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V <sub>IH</sub>	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5(1)	-	0.8	٧

#### NOTE:

1.  $V_{\rm IL}$  (min.) = -3.0V for pulse width less than 20ns.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

101111	HOLLE ALLE COL		ITUE
GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

#### DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5.0V \pm 10\%$ 

SYMBOL	PARAMETER	TEST CONDITION		MIN.	IDT7198S TYP. <sup>(1)</sup>	MAX.	MIN.	IDT7198I TYP. <sup>(1)</sup>		UNIT
lıul	Input Leakage Current	V <sub>CC</sub> ≈ Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL. COM'L.	-	_	10 5	-	_	5	μА
II <sub>LO</sub> [	Output Leakage Current	$V_{CC} = Max.$ $\overline{CS} = V_{IH}. V_{OUT} = GND to V_{CC}$	MIL. COM'L.	_	_	10 5	-	<u>-</u> -	5 2	μА
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 10 \text{mA}, V_{CC} = \text{Min}.$		-	_	0.5	-		0.5	٧
<b>VOL</b>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.		-		0.4			0.4	٧
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.		2.4	-		2.4	-		٧

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Typical limits are at V<sub>CC</sub> = 5.0V, +25°C ambient.

# 4

# DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 5.0V \pm 10\%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$ 

SYMBOL	PARAMETER	POWER	7198\$15	7198S	19/20	7198S 7198L		l	30/35	7198S4 7198L4	5/55 <sup>(3)</sup>	7198S 7198L	70 <sup>(3)</sup>		_85 <sup>(3)</sup>	UNIT
			COM'L. MIL.	COMI	MIL.	COM'L.	MIL.	COM'L.	MIL.	COM, L	MIL.	COM'L	MIL.	COM'L	.MIL.	
l <sub>oc1</sub>	Operating Power Supply Current CS = V <sub>IL</sub>	S	135	120	140	100	125	100	110	100	110	J	110	-	110	mA
·cc1	Outputs Open $V_{CC} = Max.,$ $f = 0^{(2)}$	L	- 3	-		85	110	85	95	85	95	1	95		95	IIIA
_	Dynamic Operating Current $\overline{CS} = V_{IL}$	s	180 -	155	175	135	155	125	140	125	140		140	-	140	mA
CC2	Outputs Open, V <sub>CC</sub> = Max., f = f <sub>MAX</sub> (2)	L			_	125	145	115/105	125/115	100	110	-	110	-	105	ША
	Standby Power Supply Current (TTL Level) $\overline{\text{CS}} \ge V_H$ ,	s	75 -	60	70	55	60	50/45	55/50	45	50	1	50	-	50	mA
SB	V <sub>CC</sub> = Max., Outputs Open f = f <sub>MAX</sub> (2)	L	- :- - :- - :-	-	-	45	50	40/35	45/40	30	35	-	35	_	35	
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level)	s	25 –	20	25	15	20	15	20	15	20	-	20	-	20	mA
'581	$ \begin{aligned} \overline{\text{CS}} &\geq \text{V}_{\text{HC}}, \\ \text{V}_{\text{CC}} &= \text{Max.}, \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{HC}} \text{ or } \\ \text{V}_{\text{IN}} &\leq \text{V}_{\text{LC}}, \text{f} = 0^{(2)} \end{aligned} $	L		_	-	0.5	1.5	0.5	1.5	0.5	1.5	_	1.5	_	1.5	

- 1. All values are maximum guaranteed values.
- 2. At 1 = 1 MAX address and data inputs are cycling at the maximum frequency of read cycles of 1/t<sub>RC</sub>, 1 = 0 means no Input lines change.
- 3. -55°C to +125°C temperature range only.

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only)  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ 

					TY	P, (1)	M/	AX.	
SYMBOL	PARAMETER	TEST CONDITION		MIN.	V <sub>CC</sub> 2.0V	9 3.0V	2.0V	: @ 3.0V	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	-		2.0	-	-	1	-	V
ICCOR	Data Retention Current		MIL. COM'L.		10 10	15 15	600 150	900 225	μА
t <sub>CDR</sub> (3)	Chip Deselect to Data Retention Time	CS≥V <sub>HC</sub> V <sub>IN</sub> ≥V <sub>HC</sub> or≤ V <sub>IC</sub>		0	-	-		-	ns
t <sub>R</sub> (3)	Operation Recovery Time	AIN > AHC OI 7 AFC		t <sub>RC</sub> (2)		_		-	ns
(3)	Input Leakage Current			_		_		2	μА

#### NOTES:

- 1. T<sub>A</sub> = +25°C 2. t<sub>RC</sub> = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

# LOW V<sub>CC</sub> DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for t<sub>CLZ1, 2</sub>, t<sub>OLZ</sub>, t<sub>CHZ1, 2</sub>, t<sub>OHZ</sub>, t<sub>OW</sub> and t<sub>WHZ</sub>)


\* Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ±10%, All Temperature Ranges)


				7198S	25/30	7198	335/45	7108	S55 <sup>(2)</sup>	7108	S70 <sup>(2)</sup>	7108	S85 <sup>(2)</sup>	
SYMBOL	PARAMETER	7198515	5 <sup>(1)</sup> 19/20 <sup>(5)</sup>	7198L	25/30		L35/45	7198	3L55 <sup>(2)</sup>	7198	3L70 <sup>(2)</sup>	7198	L85 <sup>(2)</sup>	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	İ
READC	YCLE													
t <sub>RC</sub>	Read Cycle Time	15/20/20	200	25/30	-	35/45	-	55	-	70	-	85	~	ns
t <sub>AA</sub>	Address Access Time	-	15/19/20	_	25/29	-	35/45	-	55	-	70	_	85	ns
t <sub>ACS1, 2</sub>	Chip Select-1, 2 Access Time (3)		15/20/20	-	25/30	-	35/45	_	55	-	70	_	85	ns
t <sub>CLZ1, 2</sub>	Chip Select-1, 2 to Output in Low Z <sup>(4)</sup>	5	% s -	5	~	5	_	5		5	_	5	-	ns
t <sub>OE</sub>	Output Enable to Output Valid	- 3	8/9/9	_	11/18	-	20/25	-	35	-	45	-	55	ns
toLZ	Output Enable to Output in Low Z <sup>(4)</sup>		* -	5	-	5	-	5	-	5	-	5	-	ns
t <sub>CHZ1, 2</sub>	Chip Select-1, 2 to Output in High Z <sup>(4)</sup>		7/8/8	_	10/12		14	-	20	-	25	-	30	ns
t <sub>oHZ</sub>	Output Disable to Output in High Z <sup>(4)</sup>	-	7/8/8	-	9/12	-	15	_	20	_	25	_	30	ns
t <sub>oH</sub>	Output Hold from Address Change	5	-	5	-	5	_	5	-	5	-	5	-	ns
t <sub>PU</sub>	Chip Select to Power Up Time (4)	Ö		0	-	0	-	0	_	0		0	-	ns
t <sub>PD</sub>	Chip Deselect to Power Down Time <sup>(4)</sup>		15/20/20	_	25/30	-	35/45	-	55	_	70	-	85	ns

- 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter guaranteed but not tested.
- 5. Preliminary data only for military devices.


## TIMING WAVEFORM OF READ CYCLE NO. 1(1)



### TIMING WAVEFORM OF READ CYCLE NO. 2 (1.2,4)



# TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)




- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{iL}$ ,  $\overline{CS}_2 = V_{iL}$ .
- 3. Address valid prior to or coincident with CS<sub>1</sub> and or CS<sub>2</sub> transition low.
- 4. OE = VIL
- 5. Transition is measured ±200mV from steady state.

### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ±10%, All Temperature Ranges)


SYMBOL	PARAMETER	7198S15 <sup>(1</sup> MIN.	<sup>1)</sup> 19/20 <sup>(5)</sup> MAX.	,,,,,,	25/30	7198S 7198L MIN.		7198	S55 <sup>(2)</sup> L55 <sup>(2)</sup> MAX.	7198	S70 <sup>(2)</sup> L70 <sup>(2)</sup> MAX.	7198	S85 <sup>(2)</sup> L85 <sup>(2)</sup> MAX.	UNIT
WRITE	CYCLE													
twc	Write Cycle Time	13/17/17	witter,	20/22	-	30/40	1	50		60		75	-	ns
t <sub>CW1, 2</sub>	Chip Select to End of Write (3)	13/17/17	<u> </u>	20/22	-	25/35	-	50	1	60	-	75	-	ns
t <sub>AW</sub>	Address Valid to End of Write	13/17/17	,	20/22	_	25/35	_	50	1	60		75	-	ns
t <sub>AS</sub>	Address Set-up Time		- 2	0	-	0	1	0	-	0	_	0	1	ns
t <sub>wP</sub>	Write Pulse Width	13/17/17	·	20/22	-	25/35	-	50	-	60	_	75	-	ns
t <sub>WR1, 2</sub>	Write Recovery Time	0	_	0	_	0	-	0_	1	0	-	0	1	ns
t <sub>wHZ</sub>	Write Enable to Output High Z(4)	- 300	5/6/6		7/10	_	10/15	_	25		30	-	49	ns
t <sub>DW</sub>	Data Valid to End of Write	8/10/10	-	13	-	15/20	-	25	-	30		35	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	_	0	-	0	-	0	_	0	-	ns
tow	Output Active from End of Write (4)	5	_	5	_	5	_	5	-	5	-	5	1	ns

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter guaranteed but not tested.
- 5. Preliminary data only for military devices.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING)(1,2,3,7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS CONTROLLED TIMING) (1, 2, 3, 5, 4)



- 1. WE, CS<sub>1</sub> or CS<sub>2</sub> must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS, a low CS2 and a low WE.
- 3. t<sub>WR</sub> is measured from the earlier of  $\overline{CS}_1$ ,  $\overline{CS}_2$  or  $\overline{WE}$  going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the greater of t<sub>WP</sub> or (t<sub>WHZ</sub> + t<sub>DW</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>DW</sub>. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WP</sub>.
- 8. OE = VIH

#### TRUTH TABLE


MODE	CS <sub>1</sub>	ĊS₂	WE	ŌĒ	1/0	POWER
Standby	н	х	х	х	High Z	Standby
Standby	Х	H	Х	Х	High Z	Standby
Read	L	L	Н	L	D <sub>OUT</sub>	Active
Write	L	L	L	Х	D <sub>IN</sub>	Active
Read	L	L	Н	Ή	High Z	Active

# CAPACITANCE (TA= +25°C, f = 1.0MHz, V<sub>CC</sub>= 0V)

SYMBOL	PARAMETER(1)	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> = 0V	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>DUT</sub> = 0V	7	рF

#### NOTE:

# **ORDERING INFORMATION**



This parameter is determined by device characterization, but is not production tested.