



Integrated Device Technology, Inc.

3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS HOLD

IDT74ALVCH162500
ADVANCE INFORMATION

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{SK(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TSSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 μW typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH162500:

- Balanced Output Drivers: $\pm 12\text{mA}$
- Low switching noise

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems


DESCRIPTION:

This 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. Data flow in each direction is controlled by output-enable ($OEAB$ and \overline{OEBA}), latch enable ($LEAB$ and $LEBA$) and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. For A-to-B data flow, the device operates in transparent mode when $LEAB$ is high. When $LEAB$ is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If $LEAB$ is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of \overline{CLKAB} . $OEAB$ performs the output enable function on the B port. Data flow from B port to A port is similar but requires using $OEBA$, $LEBA$ and \overline{CLKBA} . Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The ALVCH162500 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive $\pm 12\text{mA}$ at the designated threshold levels.

The ALVCH162500 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

EXTENDED COMMERCIAL TEMPERATURE RANGE

JANUARY 1999

PIN CONFIGURATION

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
Vcc	7	50	Vcc
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	SO56-1 SO56-2 SO56-3	43
A10	15	42	B9 B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
Vcc	22	35	VCC
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	GND

SSOP/
TSSOP/TVSOP
TOP VIEW

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input (Active LOW)
CLKBA	B-to-A Clock Input (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

- These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATING⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to + 4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VCC + 0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
IIK	Continuous Clamp Current, VI < 0 or VI > VCC	±50	mA
lok	Continuous Clamp Current, VO < 0	-50	mA
Icc	Continuous Current through each VCC or GND	±100	mA
Iss			

ALVC Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VCC terminals.
- All terminals except VCC.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
COUT	Output Capacitance	VOUT = 0V	7	9	pF
Cl/O	I/O Port Capacitance	VIN = 0V	7	9	pF

ALVC Link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (1, 2)

Inputs				Outputs	
OEAB	LEAB	CLKAB	Ax	Bx	
L	X	X	X	Z	
H	H	X	L	L	
H	H	X	H	H	
H	L	↓	L	L	
H	L	↓	H	H	
H	L	H	X	Bo ⁽³⁾	
H	L	L	X	Bo ⁽⁴⁾	

NOTES:

- A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↓ = HIGH-to-LOW Transition
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V}$ to 2.7V		1.7	—	—	V
		$V_{CC} = 2.7\text{V}$ to 3.6V		2	—	—	
V_{IL}	Input LOW Voltage Level	$V_{CC} = 2.3\text{V}$ to 2.7V		—	—	0.7	V
		$V_{CC} = 2.7\text{V}$ to 3.6V		—	—	0.8	
I_{IH}	Input HIGH Current	$V_{CC} = 3.6\text{V}$	$V_I = V_{CC}$	—	—	± 5	μA
I_{IL}	Input LOW Current	$V_{CC} = 3.6\text{V}$	$V_I = \text{GND}$	—	—	± 5	
I_{OZH}	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = V_{CC}$	—	—	± 10	μA
			$V_O = \text{GND}$	—	—	± 10	
V_{IK}	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$, $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
V_H	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$ $V_{IN} = \text{GND}$ or V_{CC}		—	0.1	40	μA
ΔI_{CC}	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$, other inputs at V_{CC} or GND		—	—	750	μA

ALVC Link

NOTE:

1. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^\circ\text{C}$ ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I_{BHH} I_{BHL}	Bus-Hold Input Sustain Current	$V_{CC} = 3.0\text{V}$	$V_I = 2.0\text{V}$	-75	—	—	μA
			$V_I = 0.8\text{V}$	75	—	—	
I_{BHH} I_{BHL}	Bus-Hold Input Sustain Current	$V_{CC} = 2.3\text{V}$	$V_I = 1.7\text{V}$	-45	—	—	μA
			$V_I = 0.7\text{V}$	45	—	—	
I_{BHHO} I_{BHLO}	Bus-Hold Input Overdrive Current	$V_{CC} = 3.6\text{V}$	$V_I = 0$ to 3.6V	—	—	± 500	μA

ALVC Link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at $V_{CC} = 3.3\text{V}$, $+25^\circ\text{C}$ ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = - 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = - 4mA	1.9	—	
			I _{OH} = - 6mA	1.7	—	
		Vcc = 2.7V	I _{OH} = - 4mA	2.2	—	
			I _{OH} = - 8mA	2	—	
		Vcc = 3.0V	I _{OH} = - 6mA	2.4	—	
			I _{OH} = - 12mA	2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 6mA	—	0.55	
		Vcc = 2.7V	I _{OL} = 4mA	—	0.4	
			I _{OL} = 8mA	—	0.6	
		Vcc = 3.0V	I _{OL} = 6mA	—	0.55	
			I _{OL} = 12mA	—	0.8	

ALVC Link

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{cc} range. T_A = - 40°C to + 85°C.

OPERATING CHARACTERISTICS , T_A = 25°C

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	C _L = 0pF, f = 10Mhz	—	—	pF
			—	—	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fMAX		150	—	150	—	150	—	MHz
tPLH	Propagation Delay Ax to Bx or Bx to Ax	1	6.2	—	5.4	—	4.5	ns
tPLH	Propagation Delay LEBA to Ax or LEAB to Bx	1	7	—	6.2	1	5.3	ns
tPLH	Propagation Delay CLKBA to Ax or CLKAB to Bx	1	7.7	—	7.3	1.1	6.1	ns
tpZH	Output Enable Time OEBA to Ax	1	7.2	—	6.9	1	5.8	ns
tpZL	Output Enable Time OEAB to Bx	1	6.7	—	6.1	1	5.2	ns
tPHZ	Output Disable Time OEBA to Ax	1	6.1	—	5.1	1	4.8	ns
tPLZ	Output Disable Time OEAB to Bx	1.7	6.8	—	6.2	1.5	5.5	ns
tsu	Setup Time, data before CLK↓	1.7	—	1.4	—	1.3	—	ns
tH	Hold Time, data after CLK↓	1.7	—	1.6	—	1.3	—	ns
tsu	Setup Time, data before LE↓	CLK LOW	1.9	—	1.6	—	1.4	—
		CLK HIGH	1.1	—	1	—	1	—
tH	Hold Time, data after LE↓	CLK LOW	1.6	—	1.5	—	1.2	—
		CLK HIGH	2	—	1.8	—	1.5	—
tw	Pulse Width, LE HIGH	3.3	—	3.3	—	3.3	—	ns
tw	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
tsk(o)	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. TA = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF


ALVC Link

PROPAGATION DELAY



ALVC Link

TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

DEFINITIONS:

C_L = Load capacitance; includes jig and probe capacitance.

R_T = Termination resistance; should be equal to Z_{out} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_F \leq 2.5ns$; $t_R \leq 2.5ns$.
2. Pulse Generator for All Pulses: Rate $\leq 10MHz$; $t_F \leq 2ns$; $t_R \leq 2ns$.

SWITCH POSITION:

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

ALVC Link

OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

NOTES:

1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD AND RELEASE TIMES



ALVC Link

PULSE WIDTH



ALVC Link

ORDERING INFORMATION

