•	Organization - Two 8K-Byte Parameter Blocks	D	BJ PACKAG (TOP VIEW)		
	- One 96K-Byte Main Block		Vpp	1 44	RP
	- Three 128K-Byte Main Blocks		NC d	2 43	Þ₩
	- One 16K-Byte Protected Boot B	llock	A17 (3 42	5 A8
	- Top or Bottom Boot Locations		A7 [1 A9
•	All inputs/Outputs TTL Compatible	ie	A6 (A5 (D A10 D A11
•	Maximum Access/Minimum Cycle	Time	A4 [A12
	V _{CC} ± 5% V _{CC} ± 10%		A3 [1 A13
	••	60	A2 [_	1 A14
	'28F400BZ-6-x	60 ns	A1 0		₽ A15
	'28F400BZ-70-x		A <u>0</u> 0		A16
	'28F400BZ-80-x	80 ns			BYTE
	'28F400BZ-90-x	90 ns	V _{SS} (G (13 32	^p ∨ _{SS}
•	100000 and 10000 Program/Erase	Cycle	G (DQ15/A_1
_	Versions	,	DQ0 (DQ7
			DQ8 [p DQ14
•	Three Temperature Ranges		DQ1 (17 28	p DQ6
	 Commercial 0°C to 70°C 		DQ9 [18 27	DQ13
	Extended – 40°C to 85°C		DQ2 (1	DQ5
	- Automotive 40°C to 125°C	;	DQ10		DQ12
_			DQ3 t		DQ4
•	Low Power Dissipation (V _{CC} = 5.5		DQ11 (22 23	[⊉] Vcc
	- Active Write 330 mW (Byte V				

ı	PIN NOMENCLATURE						
I	A0-A17	Address Inputs					
1	BYTE	Byte Enable					
I	DQ0-DQ14	Data In/Out					
ı	DQ15/A _1	Data in/Out (word-wide mode),					
ı		Low-Order Address (byte-wide mode)					
I	DU	Do Not Use					
	Ē	Chip Enable					
ı	G	Output Enable					
1	NC	No Internal Connection					
ı	RP	Reset/Deep Power Down					
	Vcc	5-V Power Supply					
	VPP	12-V Power Supply for Program/Erase					
	VSS	Ground					
	₩	Write Enable					

description

The TMS28F400BZx is a 4194304-bit, boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F400BZx is organized in a blocked architecture consisting of one 16K-byte protected boot block, two 8K-byte parameter blocks, one 96K-byte main block, and three 128K-byte main blocks. The device can be ordered with either a top or bottom boot-block configuration. Operation as a 512K-byte (8-bit) or a 256K-word (16-bit) organization is user definable.

Embedded program and block-erase functions are fully automated by an on-chip write state machine (WSM), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM status can be monitored by an on-chip status register to determine progress of program/erase tasks. The device features user-selectable block erasure.

other

Copyright @ 1995, Texas Instruments Incorporated

Active Write . . . 358 mW (Word Write)
 Active Read . . . 330 mW (Word Read)

- Standby . . . 0.55 mW (CMOS-Input


Deep Power-Down Mode . . . 0.0066 mW
 Fully Automated On-Chip Erase and Word/Byte Program Operations
 Write Protection for Boot Block
 Command State Machine (CSM)
 Erase Suspend/Resume
 Algorithm-Selection Identifier

- Block Erase . . . 165 mW


description (continued)

The TMS28F400BZx flash memory is offered in a 44-pin PSOP and a 56-pin TSOP package and is available in three temperature ranges: 0°C to 70°C, – 40°C to 85°C, and – 40°C to 125°C.

DBR PACKAGE (TOP VIEW)




device symbol nomenclature





ADVANCE INFORMATION

functional block diagram



architecture

The TMS28F400BZx uses a blocked architecture to allow independent erasure of selected memory blocks. Any address within a block address range selects that block for the required read, program, or erase operation.

block memory maps

The TMS28F400BZx is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F400BZB (bottom boot block) is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh). The TMS28F400BZT (top boot block) is inverted with respect to the TMS28F400BZB with the boot block located at the high-order address range (3E000h to 3FFFFh). Both of these address ranges are for word-wide mode. Figure 2 and Figure 3 show the memory maps for these configurations.

block memory maps (continued)




Figure 1. TMS28F400BZT (Top Boot Block) Memory Map

Addesss Range	×8 Configuration	×16 Configuration	Addesss Range
7FFFFh	Main Block	Main Block	3FFFFh
60000h	128K Addresses	64K Addresses	30000h
5FFFFh	Main Block	Main Biock	2FFFFh
40000h	128K Addresses	64K Addresses	20000h
3FFFFh	Main Block	Main Block	1FFFFh
20000h	128K Addresses	64K Addresses	10000h
1FFFFh	Main Block	Main Block	0FFFFh
08000h	96K Addresses	48K Addresses	04000h
07FFFh	Parameter Block	Parameter Block	03FFFh
06000h	8K Addresses	4K Addresses	03000h
05FFFh	Parameter Block	Parameter Block	02FFFh
04000h	8K Addresses	4K Addresses	02000h
03FFFh	Boot Block	Boot Block	01FFFh
00000h	16K Addresses	8K Addresses	00000h
DQ15/A	L_1 is LSB Address	A0 is LSB Address	

Figure 2. TMS28F400BZB (Bottom Boot Block) Memory Map



boot-block data protection

The 16K-byte boot block is used to store key system data that is seldom changed in normal operation. To protect data within this memory sector, the \overline{RP} terminal can be used to provide a lockout to eliminate accidental erase or program operations. When \overline{RP} is operated with normal TTL/CMOS logic levels, the contents of the boot block cannot be erased or reprogrammed. Changes to the contents of the boot block can be made only when \overline{RP} is at V_{HH} (nominally 12 V) during normal write/erase operations.

parameter block

Two parameter blocks of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternately, the parameter blocks can be used for additional boot- or main-block data. If a parameter block is used to store additional boot-block data, caution should be exercised because the parameter block does not have the boot-block data-protection safety feature.

main block

Primary memory on the TMS28F400BZx is located in four main blocks. Three of the blocks have storage capacity of 128K bytes and the fourth block has storage capacity of 96K bytes.

command state machine (CSM)

The CSM is the interface between an external microprocessor and the write state machine and status register on the memory chip. When the WSM has completed a task, the WSMS bit (SB7) is set to a logic high (1), allowing the CSM to respond to the full command set.

status register (SR)

The status register provides a means of determining whether the state of a program/erase operation is pending or complete. The status register is read by writing a read-status command to the CSM and reading the resulting status code on I/O terminals DQ0-DQ7. This is valid for operation in either the byte- or word-wide mode. When the device is operating in the word-wide mode, the high order I/Os (DQ8-DQ15) are set to 00h when performing a read-status operation.

After a read-status command has been given, the data appearing on DQ0-DQ7 remains as the status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of \overline{G} or \overline{E} . The latest falling edge of either of these two signals updates the latch within a given read cycle. Latching data prevents errors from occurring should the register input change during a status-register read. To ensure that the status-register output contains updated status data, \overline{E} or \overline{G} must be toggled for each subsequent status read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status (WSMS). Table 1 defines the status register bits and their functions.



status register (SR) (continued)

Table 1. Status Register Bit Definitions and Functions

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write-state-machine status (WSMS)	1 = Ready 0 = Busy	If SB7 = 0, the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. SB7 does not automatically update WSM status at the completion of a WSM task. If the WSM status bit shows busy (0), the user must periodically toggle \overline{E} or \overline{G} to determine when the WSM has completed an operation (SB7 = 1).
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1) Indicating that the erase operation has been suspended. The WSMS bit is also set high (SB7 = 1) indicating that the erase-suspend operation has been successfully completed. The ESS bit remains at a high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Block erase error 0 = Block erase good	SB5 = 0 Indicates that a successful block erasure has occurred. SB5 = 1 indicates that an erase error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to completely erase the device.
SB4	Program status (PS)	1 = Byte/word program error 0 = Byte/word program good	SB4 = 0 indicates successful programming has occurred at the addressed block location. SB4 = 1 indicates that the WSM was unable to correctly program the addressed block location.
SB3	Vpp status (Vpps)	1 = Program abort: Vpp too low 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is too low after a program or erase command has been issued, SB3 is set to a 1 indicating that the programming operation is aborted. The Vpp status bit is not assured to give accurate feedback between VppH and VppL.
SB2- SB0	Reserved		These bits should be masked out when reading the status register.

operation

ADVANCE INFORMATION

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timing into an on-chip CSM through I/O terminals DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation requires a command code to be entered into the CSM. Table 2 lists the CSM codes for all modes of operation.

The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a read-status register command into the CSM (cycle 1) and reading the register data on I/O terminals DQ0-DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.

operation (continued)

Table 2. Command State Machine Codes for Device Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE			
00h	Invalid/Reserved			
10h	Alternate Program Setup			
20h	Block-Erase Setup			
40h	Program Setup			
50h	Clear Status Register			
70h	Read Status Register			
90h	Algorithm Selection			
B0h	Erase Suspend			
DOh	Erase Resume/Block-Erase Confirm			
FFh	Read Array			

[†] DQ0 is the least significant bit. DQ8-DQ15 are any valid 2-state level.

command definition

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 3 for the CSM command definitions and data for each of the bus cycles.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code as shown in Table 4 and Table 5.

Table 3. Command Definitions

	BUS	FIRS	FIRST BUS CYCLE			SECOND BUS CYCLE		
COMMAND	CYCLES REQUIRED	YCLES		CSM INPUT	OPERATION	ADDRESS	DATA IN/OUT	
		Read Op	perations					
Read Array	1	Write	X	FFh	Read	Х	Data Out	
Read Algorithm-Selection Code	3	Write	X	90h	Read	A0	M/D	
Read Status Register	2	Write	X	70h	Read	Х	SRB	
Clear Status Register	1	Write	Х	50h				
		Progra	m Mode					
Program Setup/Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD	
		Erase O	perations					
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h	
Erase Suspend/ Erase Resume	2	Write	х	B0h	Write	х	D0h	

Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent/device-equivalent code

PA Address to be programmed

PD Data to be programmed at PA

SRB Status-register data byte that can be found on DQ0-DQ7



byte-wide or word-wide mode selection

The memory array is divided into two parts: an upper half byte that outputs data through I/Os DQ8–DQ15 and a lower half byte that outputs data through DQ0–DQ7. Device operation in either byte-wide or word-wide mode is user-selectable and is determined by the logic state of BYTE. When BYTE is at a logic high level, the device is in the word-wide mode and data is written to or read from I/Os DQ0–DQ15. When BYTE is at a logic low, the device is in the byte-wide mode and data is written to or read from I/Os DQ0–DQ7. In the byte-wide mode, I/Os DQ8–DQ14 are placed in the high-impedance state and DQ15/A_1 becomes the low-order address terminal and selects either the upper or lower half of the array. Array data from the upper half (DQ8–DQ15) and the lower half (DQ0–DQ7) are multiplexed and appear on DQ0–DQ7. Table 4 and Table 5 summarize operations for word-wide mode and byte-wide mode.

Table 4. Operation Modes for Word-Wide Mode (BYTE = VIH)

MODE	Ē	Ğ	RP	W	A9	A0	Vpp	DQ0-DQ15
Read	V _{IL}	٧ _{IL}	VIH	VIH	х	Х	Х	Data out
	V _{IL}	V _{IL}	ViH	VIH	V _{ID}	VIL	X	Manufacturer-equivalent code 0089h
Algorithm-selection mode	VIL	ViL	VIH	VIH	V _{ID}	VIH	x	Device-equivalent code 4470h (top boot block)
		, II.						Device-equivalent code 4471h (bottom boot block)
Output disable	VIL	VIH	νiH	VIH	Х	Х	X	High impedance
Standby	ViH	Х	V _{IH}	Х	Х	X	X	High impedance
Reset/deep power down	Х	X	V _{IL}	Х	X	х	×	High impedance
Write (see Note 1)	V _{IL}	VIH	V _{IH} or VHH	VIL	x	х	VppLor VppH	Data in

Table 5. Operation Modes for Byte-Wide Mode (BYTE = VIL)

MODE	Ē	Ğ	RP	W	A9	A0	Vpp	DQ15/A_1	DQ8-DQ14	DQ0-DQ7
Read lower byte	V _{IL}	V _{IL}	ViH	ViH	X	Х	Х	VIL	Hi-Z	Data out
Read upper byte	V _{IL}	VIL	VIH	VIH	Х	Х	Х	VIH	Hi-Z	Data out
	VIL	VIL	ViH	VIH	V _{ID}	VIL	х	х	Hi-Z	Manufacturer-equivalent code 89h
Algorithm-selection mode	VIL	VIL	V _{IH}	V _{IH}	VID	VIH	x	x	LI: 7	Device-equivalent code 70h (top boot block)
	- /[_	- 16	· III	1111	الا	VIH			Hi-Z	Device-equivalent code 71h (bottom boot block)
Output disable	VIL	VIH	VIH	VIH	Х	Х	Х	Х	Hi-Z	High impedance
Standby	VIH	X	VIH	Х	Х	Х	Х	Х	Hi-Z	High impedance
Reset/deep power down	x	х	VIL	х	х	х	х	х	Hi-Z	High impedance
Write (see Note 1)	V _{IL}	VIH	VHH or	V _{IL}	х	х	V _{PPL} or V _{PPH}	x	Hi-Z	Data in

NOTE 1: When writing commands to the '28F400BZx, Vpp must be VppH for block-erase or program commands to be executed and RP must be held at VHH for the entire boot-block program or erase operation.

ADVANCE INFORMATION

ADVANCE INFORMATION

command state machine (CSM) operations

The CSM decodes instructions for read array, read algorithm-selection code, read status register, clear status register, program, erase, erase suspend, and erase resume. The 8-bit command code is input to the device on DQ0—DQ7 (see Table 2 for CSM codes). During a program or erase cycle, the CSM informs the WSM that a program or erase cycle has been requested. During a program cycle, the WSM controls the program sequences and the CSM responds only to status reads.

During an erase cycle, the CSM responds to status reads and the erase suspend command. When the WSM has completed its task, the WSM status bit (SB7) is set to a logic high and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when V_{PP} is within its correct voltage range (V_{PPH}) . For data protection, it is recommended that \overrightarrow{RP} be held at a logic low during a CPU reset.

read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

read array

The array is read by entering the command code FFh on DQ0-DQ7. Control terminals \overline{E} and \overline{G} must be at a logic low (V_{IL}) and \overline{W} and \overline{RP} must be at a logic high (V_{IH}) to read data from the array. Data is available on DQ0-DQ15 (word-wide mode) or DQ0-DQ7 (byte-wide mode). Any valid address within any of the blocks selects that block and allows data to be read from the block.

read algorithm-selection code

Algorithm-selection codes are read by entering command code 90h on DQ0-DQ7. Two bus cycles are required for this operation. The first bus cycle is used to enter the command code and the second bus cycle is used to read the device-equivalent code. Control terminals \overline{E} and \overline{G} must be at a logic low (V_{IL}) and \overline{W} and \overline{RP} must be at a logic high (V_{IH}) . Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0-DQ7 with A0 at a logic low (V_{IL}) . The device-equivalent code is obtained when A0 is set to a logic high (V_{IH}) . Alternately, the manufacturer- and device-equivalent codes can be read by applying V_{ID} (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are don't care (see Table 3, Table 4, and Table 5).

read status register

The status register is read by entering the command code 70h on DQ0-DQ7. Control terminals \overline{E} and \overline{G} must be at a logic low (V_{IL}) and \overline{W} and \overline{RP} must be at a logic high (V_{IH}). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status register contents are updated on the falling edge of \overline{E} or \overline{G} , whichever occurs last within the cycle.

clear status register

The internal circuitry can set only the V_{PP} status bit (SB3), the program status bit (SB4) and the erase status bit (SB5) bits of the status register. The clear status register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the device returns to the read array mode.

boot-block programming/erasing

Should changes to the boot block be required, \overline{RP} must be set to V_{HH} (12 V) and V_{PP} to the programming voltage level (V_{PPH}). If an attempt is made to write, erase or erase-suspend the boot block without \overline{RP} at V_{HH} , an error signal is generated on SB4 (program-status bit) or SB5 (erase-status bit).

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing FFh or FFFFh during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic high, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.



normal programming

There are two CSM commands for programming: program setup and alternate program setup (see Table 2). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. During this time, the CSM responds only to status reads until the program operation has been completed, after which all commands to the CSM become valid again. Once a program command has been issued, the WSM cannot normally be interrupted until the program algorithm has been completed (see Figure 4 and Figure 4). Taking RP to V_{IL} during programming aborts the program operation. During programming, V_{PP} must remain at V_{PPH}. Only 0s are written and compared during a program operation. If 1s are programmed, the memory cell contents do not change and no error occurs.

A program-setup command can be aborted by writing FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic high, signifying the nonprogram operation is terminated, all commands to the CSM become valid again.

erase operations

There are two erase operations that can be performed by the TMS28F400BZx devices: block erase and erase suspend/erase resume. An erase operation must be used to initialize all bits in an array block to 1s. After block-erase confirm is issued, the CSM responds only to status reads or erase-suspend commands until the WSM completes its task.

block erasure

ADVANCE INFORMATION

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erasure is accomplished only by blocks; data at single address locations within the array cannot be individually erased. Any valid address within the parameter or main blocks acts as a block selector and allows that block to be erased. $\overline{\text{RP}}$ must be at V_{HH} for changing the data content of the boot block. Block erasure is initiated by a command sequence to the CSM: block-erase setup (20h) followed by block-erase confirm (D0h). A two-command erase sequence protects against accidental erasure of memory contents.

Erase setup and confirm commands are latched on the rising edge of \overline{E} or \overline{W} , whichever occurs first. Block addresses are latched during the block-erase-confirm command on the rising edge of \overline{E} or \overline{W} (see Figure 5). When the block-erase-confirm command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally, verification is performed to ensure that all bits are correctly erased. Monitoring of the erase operation is possible through the status register (see read status register).

erase suspend/erase resume

During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status-register, and erase-resume commands. During the erase-suspend operation, array data should be read from a block other than the one being erased. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 5 and Figure 10).

automatic power-saving mode

Substantial power savings can be realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving mode. When the device switches to this mode, I_{CC} is typically reduced from 40 mA to 1 mA ($I_{OUT} = 0$ mA). The low level of power is maintained until another read operation is initiated. In this mode, the $I_{OUT} = 0$ mA). The data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle within a 200-ns time-out period. At least one transition on \overline{E} must occur after power up to activate this mode.



7-124


POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

Very low levels of power consumption can be attained by using a special terminal, RP, disable internal device circuitry. When \overline{RP} is at a CMOS logic low of 0.0 V \pm 0.2 V, an I_{CC} value on the order of 0.2 μ A, or 1 μ W of power, is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of 300 ns is required before data is valid, and a minimum of 215 ns in deep power-down mode is required before data input to the CSM can be recognized. With RP at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device does not recognize any operation command until RP is returned to a VIH or VHH level.

Should RP become low during a program or erase operation, the device becomes nonfunctional (is in a power-down state) and data being written or erased is invalid or indeterminate, requiring that the operation be performed again after power restoration.

reset/deep power-down mode



COMMENTS

40h or 10h

Address of

byte to be programmed

Byte to be programmed

Address of

byte to be

1 = Byte program error

(see Note C)

programmed

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

No

SB4 = 0

Byte Program Passed

Yes


- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Standby

Byte Program

Failed


Figure 3. Automated Byte-Programming Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed
Read		Status register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready, 0 = Busy

Write FFh after the last word-programming operation to reset the device to read array mode.

FULL STATUS-REGISTER-CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Word program failed (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

B. SB3 must be cleared before attempting additional program/erase operations.

C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flowchart



BUS OPERATION	COMMAND	COMME	NTS		
Write	Write erase setup	Data = 20h Block Addr =	Address within block to be erased		
Write	Erase	Data = D0h Block Addr =	Address within block to be erased		
Read		Status register Toggle G or E t status register			
Standby		Check SB7 1 = Ready, 0 =	Busy		
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the					

device to read array mode.


FULL STATUS-REGIS	ER CHECK	FLOW
Status-Register Data Read		
SB3 = 0 ?	No No	Vpp Range Error
SB4 = 1, SB5 = 1	Yes	ommand Sequence Error
SB5 = 0 7 Yes	No E	Block Erase Falled
Block Erase Passed		

BUS OPERATION	COMMAND	COMMENTS						
Standby		Check SB3 1 = Detect Vpp low (see Note B)						
Standby		Check SB4 and SB5 1 ≠ Block-erase command error						
Standby		Check SB5 1 = Block erase failed (see Note C)						

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 5. Automated Block-Erase Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Erase suspend	Data = B0h
Read		Status register data. Toggle G or E to update status register.
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Read memory	Data = FFh
Read		Read data from block other than that being erased.
Write	Erase resume	Data = D0h

NOTE A: Refer to automated block-erase flowchart for complete erasure procedure.

Figure 6. Erase-Suspend/Resume Flowchart

NOTES: 2. All voltage values are with respect to VSS.

recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage	During write/read/erase/erase suspend	'28F400BZx-6	4.75	5	5.25	
-			All others	4.5	5	5.5	٧
VPP	Supply voltage	During read only (VppL)		0		6.5	V
•	Cuppiy Voltage	During write/erase/erase suspend (VppH)		V			
VIH	High-level dc input voltage	TTL	2		VCC + 0.5	V	
- 111			CMOS	VCC - 0.5	·	5.5 6.5 12.6	V
VIL	Low-level dc inpo	at voltage	TTL	- 0.5		0.8	V
* 14		at votago	CMOS	V _{SS} - 0.2		5.25 5.5 8.5 12.6 V _{CC} + 0.5 V _{CC} + 0.5 0.8 V _{SS} + 0.2	V
VLKO	VCC lock-out vol	tage from write/erase		2			
VHH	RP unlock voltag	8		11.5	12	13	V

word/byte-write and block-erase performance, $T_A = 25$ °C, $V_{PP} = 12$ V (see Note 5)

PARAMETER	'28F400BZx-6			'28F400BZx-70			'28F400BZx-80			'28F400BZx-90			
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Main-block erase time		2.2			2.2			2.2			2.2		s
Main-block byte-program time		3.2			3.2			3.2			3.2		s
Main-block word-program time		1.6			1.6			1.6			1.6		s
Parameter/boot-block erase time		0.32			0.32			0.32			0.32		s

NOTE 5: Excludes system-level overhead



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{3.} The voltage on any input can undershoot to - 2 V for periods less than 20 ns.

^{4.} The voltage on any output can overshoot to 7 V for periods less than 20 ns.

ADVANCE INFORMATION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature using test conditions given in Table 6 (unless otherwise noted)

	PAR	AMETER		TEST C	ONDITIONS	MIN	MAX	UNIT
/он	High-level output voltage	10		V _{CC} = 4.5 V,	I _{OH} = - 2.5 mA	2.4		٧
<u>ОП</u> /OL	Low-level output voltage			V _{CC} = 4.5 V,	I _{OL} = 5.8 mA		0.45	٧
/ID	A9 selection code volta					11.5	13	٧
<u>יטר</u> ו	Input current (leakage)		A9 = V _{ID}	V _{CC} = 5.5 V,	V _I = 0 V to 5.5 V		±1	μΑ
D	A9 selection code curre			A9 = VID			500	μΑ
RP	RP boot-block unlock of						500	μΑ
0	Output current (leakage	e)		V _{CC} = 5.5 V,	Vo = 0 V to Vcc		±10	μА
PPS	Vpp standby current (s			V _{PP} ≤ V _{CC}			10	μΑ
PPL	Vpp supply current (re		n mode)	RP = V _{SS} ± 0.	2 V		5	μΑ
PP1	Vpp supply current (re			V _{PP} > V _{CC}			200	μΑ
PP2	Vpp supply current (ac			Vpp = VppH, Programming i	n progress		30	mA
PP3	Vpp supply current (ac	ctive word write)		Vpp = VppH, Programming i	n progress		40	mA
PP4	Vpp supply current (bi	ock erase)		V _{PP} = V _{PPH} , Block erase in	progress		30	mA
PP5	Vpp supply current (e	rase suspend)		Vpp = VppH, Block erase su	spended		200	μΑ
	V _{CC} supply current	TTL-input level		V _{CC} = 5.5 V ₁	E = RP = VIH		1.5	mA
ccs	(standby)	CMOS-input level		V _{CC} = 5.5 V,	E = RP = VIH		100	μΑ
CCL	VCC supply current (re	eset/deep power-	0°C to 70°C - 40°C to 85°C	RP = VSS ± 0	.2 V	<u> </u>	1.2	μΑ
CUL	down mode)		- 40°C to 125°C				8	μΑ
	VCC supply current	TTL-input level		V _{CC} = 5.5 V, f = 10 MHz,	E = V _{IL} , I _{OUT} = 0 mA		60	mA
ICC1	(active read)	CMOS-input level	-	V _{CC} = 5.5 V, f = 10 MHz,	$\vec{E} = V_{SS} \pm 0.2 V$, $I_{OUT} = 0 \text{ mA}$		55	mA
ICC2	VCC supply current (a	active byte write) (see	Notes 10 and 11)	V _{CC} = 5.5 V, Programming	in progress		60	mA
ICC3	VCC supply current (a	active word write) (se	e Notes 10 and 11)	V _{CC} = 5.5 V, Programming	in progress		65	mA
ICC4	V _{CC} supply current (k	block erase) (see Not	tes 10 and 11)	V _{CC} = 5.5 V, Block erase in	progress		30	mA
ICC5	VCC supply current (e	erase suspend) (see	Notes 10 and 11)	V _{CC} = 5.5 V, Block erase s			10	mA

NOTES: 6. Not 100% tested; characterization data available

Table 6. AC Test Conditions

SPEED DESIGNATOR	IOL (mA)	IOH (mA)	V _Z † (V)	V _{OL} (V)	V _{OH} (V)	V _{IL} (V)	V _{IH} (V)	CLOAD (pF)	t _f (ns)	t _r (ns)	TEMPERATURE
	5.8	- 2.5	1.5	1.5	1.5	0	3.0	30	<10	<10	0°C to 70°C
-70, -80, -90	5.8	- 2.5	1.5	0.8	2.0	0.45	2.4	100	<10	<10	- 40°C to 125°C

TVZ is the measured value used to detect high impedance.

^{7.} All current values are RMS unless otherwise noted.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1~\text{MHz}, V_I=0~\text{V}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance			8	pF
C ₀	Output capitance	V _O = 0 V		12	pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

1	PARAMETER	ALT.	'28F400	BZx-6	'28F400	BZx-70	'28F400	BZx-80	'28F400BZx-90		
	· / · · · · · · · · · · · · · · · · · ·	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from A0-A17	tAVQV		60		70		80	<u> </u>	90	ns
ta(E)	Access time from E	[‡] ELQV		60		70		80		90	ns
ta(G)	Access time from G	tGLQV		30		35		40		45	ns
t _{c(R)}	Cycle time, read	tavav	60		70		80		90		ns
^t d(E)	Delay time, E low to low-impedance output	†ELQX	0		0		0		0		ns
^t d(G)	Delay time, G low to low-impedance output	^t GLQX	0		0		0		0		ns
^t dis(E)	Disable time, E to high-impedance output	tEHQZ		20		25		30		35	ns
^t dis(G)	Disable time, G to high-impedance output	^t GHQZ		20		25		30		35	ns
կի(D)	Hold time, DQ valid from A0-A17, E, or G, whichever occurs first	taxox	0		0		0		0		ns
^t su(EB)	Setup time, BYTE from E low	tELFL tELFH		5		5		5		5	ns
td(RP)	Output delay time from RP high	^t PHQV		300		300		300		300	ns
^t dis(BL)	Disable time, BYTE low to DQ8~DQ15 in high-impedance state	^t FLQV		20		25		30		35	ns
^t a(BH)	Access time from BYTE switching high	^t FHQ∨		60		70	-	80		90	ns

ADVANCE INFORMATION

timing requirements over recommended ranges of supply voltage and operating free-air temperature

write/erase operations — W-controlled writes

		ALT.	'28F400	BZx-6	'28F400E	3Zx-70	'28F400E	Zx-80	'28F400E	400BZx-90	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(W)	Cycle time, write	†AVAV	60		70		80		90		ns
c(W)OP	Cycle time, duration of programming operation	twhqv1	6		6		6		7		μs
t _c (W)ERB	Cycle time, erase operation (boot block)	tWHQV2	0.3		0.3		0.3		0.4		s
t _c (W)ERP	Cycle time, erase operation (parameter block)	twhQV3	0.3		0.3		0.3		0.4		s
^t c(W)ERM	Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.7		s
td(RPR)	Delay time, boot-block relock	tPHBR		100		100		100		100	ns
th(A)	Hold time, A0-A17	twhax	10		10		10		10		ns
th(D)	Hold time, DQ valid	tWHDX	0		0		0		٥		ns
th(E)	Hold time, E	tWHEH	10		10		10		10		ns
th(VPP)	Hold time, Vpp from valid status register bit	tQVVL	0		0		0		0		ns
th(RP)	Hold time, RP at VHH from valid status register bit	tQVPH	0	,	0		0		0		ns
t _{su(A)}	Setup time, A0-A17	tavwh	50		50		50		50		ns
t _{su(D)}	Setup time, DQ	tDVWH	50		50		50		50		ns
t _{su(E)}	Setup time, E before write operation	tELWL	0		0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to W going high	t _{PHHWH}	100		100		100		100		ns
t _{su(VPP)}	Setup time, VPP to \overline{W} going high	t∨pwн	100		100		100		100		ns
tw(W)	Pulse duration, W low	twLwH	50		50		50		50		ns
tw(WH)	Pulse duration, W high	₹WLWL	10		20		30		30		ns
trec(RPHW)	Recovery time, RP high to W going low	[‡] PHWL	215		215		215		215		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

write/erase operations — E-controlled writes

		ALT.	'28F400	BZx-6	'28F400E	3Zx-70	'28F400	3Zx-80	'28F400E	3Zx-90	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{c(W)}	Cycle time, write using E	†AVAV	60		70		80		90		ns
^t c(E)OP	Cycle time, duration of programming operation using E	tEHQV1	6	·	6		6		7		μs
t _{c(E)} ERB	Cycle time, erase operation using E (boot block)	[†] EHQV2	0.3		0.3		0.3		0.4		s
^t c(E)ERP	Cycle time, erase operation using E (parameter block)	[†] EHQV3	0.3		0.3		0.3		0.4		8
^t c(E)ERM	Cycle time, erase operation using E (main block)	tEHQV4	0.6		0.6		0.6		0.7		s
^t d(RPR)	Delay time, boot-block relock	t _{PHBR}		100		100		100		100	ns
^t h(A)	Hold time, A0-A17	t _{EHAX}	10		10		10		10		ns
^t h(D)	Hold time, DQ valid	tEHDX	0		0		0		0		ns
^t h(W)	Hold time, W	t _{EHWH}	10		10		10		10		ns
^t h (VPP)	Hold time, Vpp from valid status-register bit	^t QVVL	0		0		0		0		ns
^t h(RP)	Hold time, RP at VHH from valid status-register bit	^t QVPH	0		0		0		o		ns
^t su(A)	Setup time, A0-A17	^t AVEH	50		50		50		50		ns
t _{su(D)}	Setup time, DQ valid	^t DVEH	50		50		50		50		ns
tsu(W)	Setup time, W before E	tWLEL	0		0		0		0		ns
t _{su(RP)}	Setup time, RP at V _{HH} to E going high	[‡] PHHEH	100		100		100		100		ns
tsu(VPP)	Setup time, Vpp to E going high	t∨PEH	100		100		100		100		ns
tw(E)	Pulse duration, \overline{E} low, write using \overline{E}	^t ELEH	50		50		50		50		ns
w(EH)	Pulse duration, E high, write using E	^t EHEL	10		20		30		30		ns
rec(RPHE)	Recovery time, RP high to E going low	tPHEL	215		215		215		215		ns

ADVANCE INFORMATION




Figure 7. Read-Cycle Timing




Figure 8. Write-Cycle Timing (W-Controlled Write)




Figure 9. Write-Cycle Timing (E-Controlled Write)




Figure 10. Erase-Cycle Timing (W-Controlled Write)

ADVANCE INFORMATION

ADVANCE INFORMATION




Figure 11. Erase-Cycle Timing (E-Controlled Write)




Figure 12. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode






Figure 13. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode

