

---

# HM62W8128 Series

131,072-word  $\times$  8-bit High Speed CMOS Static RAM

# HITACHI

---

## Description

The Hitachi HM62W8128 is a CMOS static RAM organized 131,072-word  $\times$  8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8  $\mu$ m Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 8  $\times$  20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

## Features

- High speed
  - Fast access time: 100/120 ns (max)
- Low power
  - Active: 23 mW (typ)
  - Standby: 4  $\mu$ W (typ)
- Single 3.3 V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
  - Three state output
- All inputs and outputs CMOS compatible.
- Capability of battery backup operation
  - 2 chip selection for battery backup

---

## HM62W8128 Series

---


### Ordering Information

Type No.	Access Time	Package
HM62W8128LFP-10	100 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62W8128LFP-12	120 ns	
HM62W8128LFP-10SL	100 ns	
HM62W8128LFP-12SL	120 ns	
HM62W8128LT-10	100 ns	8mm × 20mm 32-pin TSOP (normal type) (TFP-32D)
HM62W8128LT-12	120 ns	
HM62W8128LT-10SL	100 ns	
HM62W8128LT-12SL	120 ns	
HM62W8128LR-10	100 ns	8mm × 20mm 32-pin TSOP (reverse type) (TFP-32DR)
HM62W8128LR-12	120 ns	
HM62W8128LR-10SL	100 ns	
HM62W8128LR-12SL	120 ns	

---

# HM62W8128 Series

## Pin Arrangement



---


## HM62W8128 Series

---

### Pin Description

Pin Name	Function
A0 – A16	Address
I/O0 – I/O7	Input/output
CS1	Chip select 1
CS2	Chip select 2
$\overline{WE}$	Write enable
$\overline{OE}$	Output enable
NC	No connection
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground

Block Diagram



## HM62W8128 Series

### Function Table

CS1	CS2	OE	WE	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	X	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
X	L	X	X	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	H	H	Output disable	I <sub>CC</sub>	High-Z	—
L	H	L	H	Read	I <sub>CC</sub>	Dout	Read cycle
L	H	H	L	Write	I <sub>CC</sub>	Din	Write cycle (1)
L	H	L	L	Write	I <sub>CC</sub>	Din	Write cycle (2)

Note: X: H or L

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +5.5	V
Voltage on any pin relative to V <sub>SS</sub> <sup>1</sup>	V <sub>T</sub>	-0.5 <sup>2</sup> to V <sub>CC</sub> + 0.3 <sup>3</sup>	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. With respect to V<sub>SS</sub>

2. -1.2 V for pulse half-width ≤ 30 ns

3. Maximum voltage is 5.5 V

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3	V
	V <sub>IL</sub>	-0.3 <sup>1</sup>	—	0.4	V

Note: 1. -1.2 V for pulse half-width ≤ 30 ns

## HM62W8128 Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ±0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test Conditions
Input leakage current	I <sub>LI</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	1	μA	$\overline{CS1} = V_{IH}$ or CS2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or $\overline{WE} = V_{IL}$ , V <sub>IO</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating power supply current: DC	I <sub>CC</sub>	—	6	10	mA	CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>IO</sub> = 0 mA
Operating power supply current	I <sub>CC1</sub>	—	20	25	mA	Min cycle, duty = 100%, CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>IO</sub> = 0 mA
	I <sub>CC2</sub>	—	7	10	mA	Cycle time = 1 μs, duty = 100%, I <sub>IO</sub> = 0 mA, $\overline{CS1} \leq 0.2$ V, CS2 ≥ V <sub>CC</sub> - 0.2 V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> ≤ 0.2 V
Standby power supply current: DC	I <sub>SB</sub>	—	0.5	2	mA	(1) $\overline{CS1} = V_{IH}$ , CS2 = V <sub>IH</sub> or (2) CS2 = V <sub>IL</sub>
Standby power supply current (1): DC	I <sub>SB1</sub> (L version)	—	1.2	70	μA	0 V ≤ V <sub>in</sub> ≤ V <sub>CC</sub> (1) $\overline{CS1} \geq V_{CC} - 0.2$ V, CS2 ≥ V <sub>CC</sub> - 0.2 V or (2) 0 V ≤ CS2 ≤ 0.2 V
	I <sub>SB1</sub> (L-SL version)	—	1.2	30	μA	
Output voltage	V <sub>OL</sub>	—	—	0.1	V	I <sub>OL</sub> = 100 μA
	V <sub>OH</sub>	2.9	—	—	V	I <sub>OH</sub> = -100 μA

Note: 1. Typical values are at V<sub>CC</sub> = 3.3 V, Ta = +25°C and not guaranteed.

### Capacitance (Ta = 25°C, f = 1.0 MHz)\*<sup>1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	C <sub>in</sub>	—	—	8	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>IO</sub>	—	—	10	pF	V <sub>IO</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

## HM62W8128 Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ , unless otherwise noted.)

### Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and CL (50 pF) (Including scope & jig)

### Read Cycle

Parameter	Symbol	HM62W8128-10		HM62W8128-12		Unit	Notes
		Min	Max	Min	Max		
Read cycle time	$t_{RC}$	100	—	120	—	ns	
Address access time	$t_{AA}$	—	100	—	120	ns	
Chip selection to output valid	$t_{CO1}$	—	100	—	120	ns	
	$t_{CO2}$	—	100	—	120	ns	
Output enable to output valid	$t_{OE}$	—	80	—	100	ns	
Chip selection to output in low-Z	$t_{LZ1}$	15	—	15	—	ns	2, 3
	$t_{LZ2}$	15	—	15	—	ns	2, 3
Output enable to output in low-Z	$t_{OLZ}$	10	—	10	—	ns	2, 3
Chip deselection to output in high-Z	$t_{HZ1}$	0	40	0	50	ns	1, 2, 3
	$t_{HZ2}$	0	40	0	50	ns	1, 2, 3
Output disable to output in high-Z	$t_{OHZ}$	0	40	0	50	ns	1, 2, 3
Output hold from address change	$t_{OH}$	15	—	15	—	ns	


Notes: 1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.

3. This parameter is sampled and not 100% tested.



Read Timing Waveform ( $\overline{WE} = V_{IH}$ )



## HM62W8128 Series


### Write Cycle

Parameter	Symbol	HM62W8128-10		HM62W8128-12		Unit	Notes
		Min	Max	Min	Max		
Write cycle time	$t_{WC}$	100	—	120	—	ns	
Chip selection to end of write	$t_{CW}$	90	—	110	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	90	—	110	—	ns	
Write pulse width	$t_{WP}$	80	—	100	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	ns	
Write to output in high-Z	$t_{WHZ}$	0	40	0	50	ns	10
Data to write time overlap	$t_{DW}$	50	—	60	—	ns	
Write hold from write time	$t_{DH}$	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	10	—	10	—	ns	10
Output disable to output in High-Z	$t_{OHZ}$	0	40	0	50	ns	

- Notes: 1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2, and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high, and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low, and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.
5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
6. This parameter is sampled and not 100% tested.
7. In the cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.


$$t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$$

Write Timing Waveform (1) ( $\overline{OE}$  Clock)



# HM62W8128 Series

## Write Timing Waveform (2) ( $\overline{OE}$ Low Fixed)




Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions <sup>3</sup>
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$CS1 \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq CS2 \leq 0.2\text{ V}$ $V_{in} \geq 0\text{ V}$
Data retention current	$I_{CCDR}$ (L-version)	—	1	$50^1$	$\mu\text{A}$	$V_{CC} = 3.0\text{ V}$ , $V_{in} \geq 0\text{ V}$ $CS1 \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq CS2 \leq 0.2\text{ V}$
	$I_{CCDR}$ (L-SL version)	—	1	$15^2$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	5	—	—	ms	


- Notes: 1.  $20\ \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-version).  
 2.  $3\ \mu\text{A}$  max at  $T_a = 0$  to  $40^\circ\text{C}$  (L-SL version).  
 3.  $\overline{CS2}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer, and  $D_{in}$  buffer. If  $\overline{CS2}$  controls data retention mode,  $V_{in}$  levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode,  $\overline{CS2}$  must be  $\overline{CS2} \geq V_{CC} - 0.2\text{ V}$  or  $0\text{ V} \leq \overline{CS2} \leq 0.2\text{ V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)



# HM62W8128 Series


## Low $V_{CC}$ Data Retention Timing Waveform (2) (CS2 Controlled)



## Package Dimensions

### HM62W8128LFP Series (FP-32D)


Unit: mm



# HM62W8128 Series

HM62W8128LT Series (TFP-32D)

Unit: mm



# HM62W8128 Series

HM62W8128LR Series (TFP-32DR)

Unit: mm

