

1M x 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	trAC	tcAC	trC
KM416C1000A-6/A-L6/A-F6	60ns	15ns	110ns
KM416C1000A-7/A-L7/A-F7	70ns	20ns	130ns
KM416C1000A-8/A-L8/A-F8	80ns	20ns	150ns

- Fast Page Mode operation
- 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Triple +5V ± 10% power supply
- Refresh Cycle
 - 4096 cycle/64ms (Normal)
 - 4096 cycle/128ms (L-version)
 - 4096 cycle/128ms (F-version)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP II packages


GENERAL DESCRIPTION

The Samsung KM416C1000A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.


The KM416C1000A/A-L/A-F features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416C1000A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
\bar{W}	Read/Write Input
\bar{OE}	Data Output Enable
Vcc	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 ~ +7	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-1 ~ +7	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS}, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	I _{CC1}	-	100 90 80 mA mA mA
Standby Current (RAS=UCAS=LCAS=W=V _{IH})	KM416C1000A KM416C1000A-L KM416C1000A-F	I _{CC2}	-	2 1 1 mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=V _{IH} , RAS, Address Cycling @trc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	I _{CC3}	-	100 90 80 mA mA mA
Fast Page Mode Current* (RAS=V _{IL} , UCAS or LCAS, Address Cycling @tpc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	I _{CC4}	-	100 90 80 mA mA mA
Standby Current (RAS=UCAS=LCAS=W=V _{CC} -0.2V)	KM416C1000A KM416C1000A-L KM416C1000A-F	I _{CC5}	-	1 300 200 mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	I _{CC6}	-	100 90 80 mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V, Input Low Voltage(V _{IL})=0.2V UCAS, LCAS=0.2V DIN=Don't Care, trc=31.25μs (L-Version) tRAS=tRAS min~300ns	KM416C1000A-L	I _{CC7}	-	450 μA

6

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current RAS=UCAS=LCAS=VIL W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V or 0.2V or Open	I _{CCS}	-	250	μA
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, all other pins not under test=0 V)	I _{I(L)}	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while RAS=VIL. In I_{CC4}, Address can be changed maximum once while page mode cycle time t_{PC}.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ ~11)	C _{IN1}	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	C _{IN2}	-	7	pF
Output Capacitance (DQ1~DQ16)	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, V_{CC}=5.0V ± 10%, See notes 1,2)

(Test condition : V_{IH}/V_{IL}=2.4V/0.8V, V_{OH}/V_{OL}=2.4V/0.4V, Output Loading C_L=100pF)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	155		185		205		ns	
Access time from RAS	t _{RAC}		60		70		80	ns	3,4,11
Access time from CAS	t _{CAC}		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		30		35		40	ns	3,11
CAS to output in Low-Z	t _{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	40		50		60		ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	t _{RSH}	15		20		20		ns	
CAS hold time	t _{CASH}	60		70		80		ns	
CAS pulse width	t _{CAS}	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	t _{RCD}	20	45	20	50	20	60	ns	4
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	11



AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command set-up time	tWCS	0		0		0		ns	8
Write command hold time	tWCH	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	45		50		55		ns	6
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	
Data-in set-up time	tDS	0		0		0		ns	10
Data-in hold time	tDH	10		15		15		ns	10
Data-in hold time referenced to $\overline{\text{RAS}}$	tDHR	45		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64	ms	
Refresh period (L-version)	tREF		128		128		128	ms	
Refresh period (F-version)	tREF		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	85		95		105		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	55		60		65		ns	8
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	60		65		70		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	tCPT	20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		95		100		ns	
$\overline{\text{RAS}}$ pulse width (Fast page mode)	tRASP	60	200K	70	200K	80	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	tCP	10		10		10		ns	
$\overline{\text{RAS}}$ hold time referenced to OE	tROH	15		20		20		ns	

6



AC CHARACTERISTICS (Continued)


Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
OE access time	toEA		15		20		20	ns	
OE to data delay	toED	15		20		20		ns	
Output buffer turn off delay time from OE	toEZ	0	15	0	20	0	20	ns	
OE command hold time	toEH	15		20		20		ns	
RAS pulse width (F-ver)	trASS	100		100		100		μs	19
RAS precharge time (F-ver)	trPS	110		130		150		ns	19
CAS hold time (F-ver)	tCHS	-50		-50		-50		ns	19

KM416C1000A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	OE	DQ1~DQ8	DQ9~DQ16	STATE
H	X	X	X	X	HI-Z	HI-Z	Standby
L	H	H	X	X	HI-Z	HI-Z	Refresh
L	L	H	H	L	DQ-OUT	HI-Z	Lower Byte Read
L	H	L	H	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	HI-Z	HI-Z	-

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH(\min)}$ and $V_{IL(\max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(\min)}$ and $V_{IL(\max)}$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{\text{RCD}(\max)}$ limit insures that $t_{\text{RAC}(\max)}$ can be met. $t_{\text{RCD}(\max)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}(\max)}$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}(\max)}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{\text{RAD}(\max)}$.
7. $t_{\text{OFF}(\max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}(\min)}$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}(\min)}$, $t_{\text{RWD}} \geq t_{\text{RWD}(\min)}$, $t_{\text{AWD}} \geq t_{\text{AWD}(\min)}$ then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
11. Operation within the $t_{\text{RAD}(\max)}$ limit insures that $t_{\text{RAC}(\max)}$ can be met. $t_{\text{RAD}(\max)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}(\max)}$ limit, then access time is controlled by t_{AA} .
12. t_{ASC} , t_{CAH} are referenced to the earlier $\overline{\text{CAS}}$ falling edge.
13. t_{CP} is specified from the last $\overline{\text{CAS}}$ rising edge in the previous cycle to the first $\overline{\text{CAS}}$ falling edge in the next cycle.
14. t_{CWD} is referenced to the later $\overline{\text{CAS}}$ falling edge at word read-modify-write cycle.
15. t_{CWL} is specified from $\overline{\text{W}}$ falling edge to the earlier $\overline{\text{CAS}}$ rising edge.




16. t_{CSR} is referenced to earlier $\overline{\text{CAS}}$ falling low before $\overline{\text{RAS}}$ transition low.
17. t_{CHR} is referenced to the later $\overline{\text{CAS}}$ rising high after $\overline{\text{RAS}}$ transition low.



6


18. t_{DS} , t_{DH} is independently specified for lower byte $D_{in(1\sim 8)}$, upper byte $D_{in(9\sim 16)}$



19. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version)


TIMING DIAGRAMS

WORD READ CYCLE




TIMING DIAGRAMS (Continued)

LOWER BYTE READ CYCLE



UPPER BYTE READ CYCLE




DON'T CARE


6

TIMING DIAGRAMS (Continued)

WORD WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)




 DON'T CARE


TIMING DIAGRAMS (Continued)

UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

LOWER BYTE WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

WORD READ-MODIFY-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE




TIMING DIAGRAMS (Continued)

READ-MODIFY-UPPER-BYTE-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




6

TIMING DIAGRAMS (Continued)

FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)




TIMING DIAGRAMS (Continued)

FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE




6

TIMING DIAGRAMS (Continued)

FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE



TIMING DIAGRAMS (Continued)


RAS ONLY REFRESH CYCLE

NOTE: \bar{W} , \bar{OE} = Don't Care




CAS-BEFORE-RAS REFRESH CYCLE


NOTE: \bar{W} , \bar{OE} , A = Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE

NOTE: \bar{W} , \bar{OE} , A = Don't Care




 DON'T CARE


6

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




6

PACKAGE DIMENSION

42-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

