

DESCRIPTION

The HY62V8400A-(I)/HY62U8400A-(I) is a high-speed, low power and 4M bits CMOS SRAM organized as 524,288 words by 8 bits. The HY62V8400A-(I)/HY62U8400A-(I) uses Hyundai's high performance twin tub CMOS process technology and was designed for high-speed and low power circuit technology. It is particularly well suited for used in high-density and low power system applications. This device has a data retention mode that guarantees data to remain valid at the minimum power supply voltage of 2.0V.


FEATURES

- Fully static operation and Tri-state outputs
- TTL compatible inputs and outputs
- Low power consumption
- Battery backup
 - 2.0V(min) data retention
- Standard pin configuration
 - 32pin 400mil TSOP-II
 - (Standard and Reversed)

Product No.	Voltage (V)	Speed (ns)	Operation Current(mA)	Standby Current(µA)		Temperature (°C)
				L	LL	
HY62V8400A	3.3	70/85/100	5	50	15	0~70(Normal)
HY62V8400A-I	3.3	70/85/100	5	50	20	-40~85(E.T.)
HY62U8400A	3.0	70/85/100	5	30	15	0~70(Normal)
HY62U8400A-I	3.0	70/85/100	5	30	20	-40~85(E.T.)

Note 1. E.T. : Extended Temperature, Normal : Normal Temperature
2. Current value is max.


PIN CONNECTION



PIN DESCRIPTION

Pin Name	Pin Function
/CS	Chip Select
/WE	Write Enable
/OE	Output Enable
A0 ~ A18	Address Input
I/O1 ~ I/O16	Data Input/Output
Vcc	Power(3.3/3.0V)
Vss	Ground

BLOCK DIAGRAM



ORDERING INFORMATION

Part No.	Speed	Power	Temp	Package
HY62V8400ALT2	70/85/100	L-part		TSOP-II(Standard)
HY62V8400ALLT2	70/85/100	LL-part		TSOP-II(Standard)
HY62V8400ALR2	70/85/100	L-part		TSOP-II(Reversed)
HY62V8400ALLR2	70/85/100	LL-part		TSOP-II(Reversed)
HY62V8400ALT2-I	70/85/100	L-part	E.T.	TSOP-II(Standard)
HY62V8400ALLT2-I	70/85/100	LL-part	E.T.	TSOP-II(Standard)
HY62V8400ALR2-I	70/85/100	L-part	E.T.	TSOP-II(Reversed)
HY62U8400ALLR2-I	70/85/100	LL-part	E.T.	TSOP-II(Reversed)
HY62U8400ALT2	70/85/100	L-part		TSOP-II(Standard)
HY62U8400ALLT2	70/85/100	LL-part		TSOP-II(Standard)
HY62U8400ALR2	70/85/100	L-part		TSOP-II(Reversed)
HY62U8400ALLR2	70/85/100	LL-part		TSOP-II(Reversed)
HY62U8400ALT2-I	70/85/100	L-part	E.T.	TSOP-II(Standard)
HY62U8400ALLT2-I	70/85/100	LL-part	E.T.	TSOP-II(Standard)
HY62U8400ALR2-I	70/85/100	L-part	E.T.	TSOP-II(Reversed)
HY62U8400ALLR2-I	70/85/100	LL-part	E.T.	TSOP-II(Reversed)

ABSOLUTE MAXIMUM RATING (1)

Symbol	Parameter	Rating	Unit	Remark
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.3 to 4.6	V	
T _A	Operating Temperature	0 to 70	°C	HY62V8400A HY62U8400A
		-40 to 85	°C	HY62V8400A-I HY62U8400A-I
T _{STG}	Storage Temperature	-65 to 150	°C	
P _D	Power Dissipation	1.0	W	
I _{OUT}	Data Output Current	50	mA	
T _{SOLDER}	Lead Soldering Temperature & Time	260•10	°C•sec	

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITION

TA=0°C to 70°C/-40°C to 85°C

Symbol	Parameter	Product	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	HY62V8400A-(I)	3.0	3.3	3.6	V
		HY62U8400A-(I)	2.7	3.0	3.3	V
Vss	Ground	HY62V8400A-(I)	0	0	0	V
		HY62U8400A-(I)				
V _{IH}	Input High Voltage	HY62V8400A-(I) HY62U8400A-(I)	2.2	-	V _{cc} +0.3	V
V _{IL}	Input Low Voltage	HY62V8400A-(I) HY62U8400A-(I)	-0.3(1)	-	0.4	V

Note :

1. V_{IL} = -3.0V for pulse width less than 30ns at 3.3V
2. V_{IL} = -1.5V for pulse width less than 30ns at 3.0V

TRUTH TABLE

/CS1	/WE	/OE	MODE	I/O OPERATION
H	X	X	Standby	High-Z
L	H	H	Output Disabled	High-Z
L	H	L	Read	Data Out
L	L	X	Write	Data In

Note :

1. H=V_{IH}, L=V_{IL}, X=don't care

DC ELECTRICAL CHARACTERISTICS

V_{cc} = 3.3V ± 10%/3.0V ± 10%, TA = 0°C to 70°C/-40°C to 85°C unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit	
I _{LI}	Input Leakage Current	V _{ss} ≤ V _{IN} ≤ V _{cc}	-1	-	1	μA	
I _{LO}	Output Leakage Current	V _{ss} ≤ V _{OUT} ≤ V _{cc} , /CS = V _{IH} or /OE = V _{IH} or /WE = V _{IL}	-1	-	1	μA	
I _{cc}	Operating Power Supply Current	/CS = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{I/O} = 0mA	-	-	5	mA	
I _{cc1}	Average Operating Current	/CS = V _{IL} Min Duty Cycle = 100%, I _{I/O} = 0mA	-	-	50	mA	
I _{SB}	TTL Standby Current (TTL Input)	/CS = V _{IH}	-	-	0.5	mA	
I _{SB1}	Standby Current (CMOS Input)	/CS ≥ V _{cc} - 0.2V	L	-	-	50	μA
			LL	-	-	15	μA
			L	-	-	50	μA
			LL	-	-	20	μA
			L	-	-	30	μA
			LL	-	-	15	μA
I _{OL}	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	V	
			2.2	-	-	V	
I _{OH}	Output High Voltage	I _{OH} = -1mA	-	-	0.4	V	
			2.2	-	-	V	

Note : Typical values are at V_{cc} = 3.3V/3.0V, TA = 25°C

AC CHARACTERISTICS

V_{CC} = 3.3V ± 10%/3.0V ± 10%, T_A = 0°C to 70°C/-40°C to 85°C unless otherwise specified


#	Symbol	Parameter	-70		-85		-10		Unit
			Min.	Max.	Min.	Max.	Min	Max.	
READ CYCLE									
1	t _{RC}	Read Cycle Time	70	-	85	-	100	-	ns
2	t _{AA}	Address Access Time	-	70	-	85	-	100	ns
3	t _{ACS}	Chip Select Access Time	-	70	-	85	-	100	ns
4	t _{OE}	Output Enable to Output Valid	-	35	-	40	-	50	ns
5	t _{CLZ}	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
6	t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
7	t _{CHZ}	Chip Deselection to Output in High Z	0	25	0	25	0	30	ns
8	t _{OHZ}	Out Disable to Output in High Z	0	25	0	25	0	30	ns
9	t _{OH}	Output Hold from Address Change	10	-	10	-	15	-	ns
WRITE CYCLE									
10	t _{WC}	Write Cycle Time	70	-	85	-	100	-	ns
11	t _{CW}	Chip Selection to End of Write	60	-	70	-	80	-	ns
12	t _{AW}	Address Valid to End of Write	60	-	70	-	80	-	ns
13	t _{AS}	Address Set-up Time	0	-	0	-	0	-	ns
14	t _{WP}	Write Pulse Width	55	-	60	-	70	-	ns
15	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
16	t _{WHZ}	Write to Output in High Z	0	20	0	25	0	30	ns
17	t _{DW}	Data to Write Time Overlap	30	-	35	-	40	-	ns
18	t _{DH}	Data Hold from Write Time	0	-	0	-	0	-	ns
19	t _{OW}	Output Active from End of Write	5	-	5	-	5	-	ns

AC TEST CONDITIONS

T_A = 0°C to 70°C/-40°C to 85°C unless otherwise specified

PARAMETER	Value
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	CL = 100pF + 1TTL Load

AC TEST LOADS



Note : Including jig and scope capacitance

CAPACITANCE


TA = 25°C, f = 1.0Mhz

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COU	Output Capacitance	V/O = 0V	8	pF

Note : This parameter is sampled and not 100% tested

TIMING DIAGRAM


READ CYCLE 1



Note(READ CYCLE):

1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
2. At any given temperature and voltage condition, t_{CHZ} max. is less than t_{CLZ} min. both for a given device and from device to device.
3. \overline{WE} is high for the read cycle.


READ CYCLE 2




Note(READ CYCLE):

1. \overline{WE} is high for the read cycle.
2. Device is continuously selected $\overline{CS} = V_{IL}$
3. $\overline{OE} = V_{IL}$.

WRITE CYCLE 1 (/OE Clocked)



WRITE CYCLE 2 (/OE Low Fixed)



Notes(WRITE CYCLE):

1. A write occurs during the overlap of a low /CS and low /WE. A write begins at the latest transition among /CS going low /WE going low. A write end at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS going low to the end of write .
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change.
5. If /OE and /WE are in the read mode during this period, and the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS goes low simultaneously with /WE going low, the outputs remain in high impedance state.
7. Dout is the read data of the new address.
8. When /CS is low, I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.


DATA RETENTION ELECTRIC CHARACTERISTIC

Symbol	Parameter		Test Condition	Min	Typ	Max	Unit	
VDR	Vcc for Data Retention		$/CS \geq V_{cc} - 0.2V, V_{ss} \leq V_{IN} \leq V_{cc}$	2.0	-	3.6	V	
ICCDR	Data Retention Current	HY62V8400A	$V_{cc} = 3.0V,$	L	-	-	30	μA
			$/CS \geq V_{cc} - 0.2V$	LL	-	-	15	μA
		HY62V8400A-(I)	$V_{ss} \leq V_{IN} \leq V_{cc}$	L	-	-	30	μA
				LL	-	-	20	μA
		HY62U8400A		L	-	-	30	μA
				LL	-	-	15	μA
		HY62U8400A-(I)		L	-	-	30	μA
				LL	-	-	20	μA
tCDR	Chip Disable to Data Retention Time		See Data Retention Timing Diagram	0	-	-	ns	
tR	Operating Recovery Time			tRC(2)	-	-	ns	

Notes:

1. Typical values are at the condition of $T_A = 25^\circ C$.
2. tRC is read cycle time.

DATA RETENTION TIMING DIAGRAM



Note :


1. 3.0V : HY628V400A and HY628V400A-I
2. 2.7V : HY628U400A and HY628U400A-I

RELIABILITY SPEC.



TEST MODE		TEST SPEC.
ESD	HBM	≥ 2000V
	MM	≥ 250V
LATCH - UP		≤ -100mA
		≥ 100mA

PACKAGE INFORMATION


32pin 400mil Thin Small Outline Package Standard(T2)



UNIT : INCH(mm) MAX.
MIN.



32pin 400mil Thin Small Outline Package Reversed(R2)



UNIT : INCH(mm) MAX.
MIN.

