

# AC843 • ACT843 • AC844 • ACT844

## 54AC/74AC843 • 54ACT/74ACT843 54AC/74AC844 • 54ACT/74ACT844

### 9-Bit Transparent Latch

#### Description


The 'AC/'ACT843 and 'AC/'ACT844 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The 'AC/'ACT843 is functionally and pin compatible with AMD's AM29843.

- 'ACT843 and 'ACT844 have TTL-Compatible Inputs

**Ordering Code:** See Section 6

#### Logic Symbol ('AC/'ACT843)\*




\*The 'AC/'ACT844 has inverting outputs.


#### Pin Names

- D<sub>0</sub> - D<sub>8</sub> Data Inputs
- O<sub>0</sub> - O<sub>8</sub> Data Outputs ('AC/'ACT843)
- $\bar{O}_0$  -  $\bar{O}_8$  Data Outputs ('AC/'ACT844)
- $\bar{O}E$  Output Enable
- LE Latch Enable
- $\bar{C}LR$  Clear
- $\bar{P}RE$  Preset

#### Connection Diagrams



Pin Assignment for DIP, Flatpak and SOIC



Pin Assignment for LCC

## Functional Description

The 'AC'/ACT843 and 'AC'/ACT844 consist of nine D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the

high impedance state. In addition to the LE and  $\overline{OE}$  pins, the 'AC'/ACT843 and 'AC'/ACT844 have a Clear ( $\overline{CLR}$ ) pin and a Preset ( $\overline{PRE}$ ) pin. These pins are ideal for parity bus interfacing in high performance systems. When  $\overline{CLR}$  is LOW, the outputs are LOW if  $\overline{OE}$  is LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the latch. When  $\overline{PRE}$  is LOW, the outputs are HIGH if  $\overline{OE}$  is LOW. Preset overrides  $\overline{CLR}$ .

## Function Tables


Inputs					Internal	Outputs		Function
$\overline{CLR}$	$\overline{PRE}$	$\overline{OE}$	LE	D	Q	O ('843)	$\overline{O}$ ('844)	
H	H	H	H	L	L	Z	Z	High Z
H	H	H	H	H	H	Z	Z	High Z
H	H	H	L	X	NC	Z	Z	Latched
H	H	L	H	L	L	L	H	Transparent
H	H	L	H	H	H	H	L	Transparent
H	H	L	L	X	NC	NC	NC	Latched
H	L	L	X	X	H	H	L	Preset
L	H	L	X	X	L	L	H	Clear
L	L	L	X	X	H	H	L	Preset
L	H	H	L	X	L	Z	Z	Clear/High Z
H	L	H	L	X	H	Z	Z	Preset/High Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 NC = No Change

5

# AC843 • ACT843 • AC844 • ACT844

## Logic Diagram ('AC'/ACT843)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The 'AC'/ACT844 has the same logic diagram with inverting outputs.

## DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I <sub>CC</sub>	Maximum Quiescent Supply Current	160	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case
I <sub>CC</sub>	Maximum Quiescent Supply Current	8.0	8.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = 25°C
I <sub>CC(T)</sub>	Maximum Additional I <sub>CC</sub> /Input ('ACT843/844)	1.6	1.5	mA	V <sub>IN</sub> = V <sub>CC</sub> - 2.1 V, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case

AC Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			54AC		74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3 5.0		17.0 12.0					ns	3-5	
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3 5.0		16.5 11.0					ns	3-5	
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	3.3 5.0		18.5 13.0					ns	3-6	
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	3.3 5.0		17.0 12.0					ns	3-6	
t <sub>PLH</sub>	Propagation Delay PRE to O <sub>n</sub>	3.3 5.0		17.0 12.0					ns	3-6	
t <sub>PHL</sub>	Propagation Delay CLR to O <sub>n</sub>	3.3 5.0		17.0 12.0					ns	3-6	
t <sub>PZH</sub>	Output Enable Time OE to O <sub>n</sub>	3.3 5.0		14.5 10.0					ns	3-7	
t <sub>PZL</sub>	Output Enable Time OE to O <sub>n</sub>	3.3 5.0		11.5 8.0					ns	3-8	
t <sub>PHZ</sub>	Output Disable Time OE to O <sub>n</sub>	3.3 5.0		13.0 9.0					ns	3-7	
t <sub>PLZ</sub>	Output Disable Time OE to O <sub>n</sub>	3.3 5.0		13.0 9.0					ns	3-8	

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC843 • ACT843 • AC844 • ACT844

## AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74AC		54AC	74AC	Units	Fig. No.
			TA = +25°C CL = 50 pF		TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum				
ts	Setup Time, HIGH or LOW Dn to LE	3.3	4.0				ns	3-9
		5.0	2.5					
th	Hold Time, HIGH or LOW Dn to LE	3.3	0				ns	3-9
		5.0	0					
tw	LE Pulse Width, HIGH	3.3	4.0				ns	3-6
		5.0	2.5					
tw	PRE Pulse Width, LOW	3.3	4.0				ns	3-6
		5.0	2.5					
tw	CLR Pulse Width, LOW	3.3	4.0				ns	3-6
		5.0	2.5					
trec	PRE Recovery Time	3.3	5.0				ns	3-9
		5.0	4.0					
trec	CLR Recovery Time	3.3	5.0				ns	3-9
		5.0	4.0					

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	12.0							ns	3-5
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	11.0							ns	3-5
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	12.0							ns	3-6
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	12.0							ns	3-6
t <sub>PLH</sub>	Propagation Delay PRE to O <sub>n</sub>	5.0	12.0							ns	3-6
t <sub>PHL</sub>	Propagation Delay CLR to O <sub>n</sub>	5.0	12.0							ns	3-6
t <sub>PZH</sub>	Output Enable Time OE to O <sub>n</sub>	5.0	10.0							ns	3-7
t <sub>PZL</sub>	Output Enable Time OE to O <sub>n</sub>	5.0	8.0							ns	3-8
t <sub>PHZ</sub>	Output Disable Time OE to O <sub>n</sub>	5.0	9.0							ns	3-7
t <sub>PLZ</sub>	Output Disable Time OE to O <sub>n</sub>	5.0	9.0							ns	3-8

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

## AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74ACT	54ACT	74ACT	Units	Fig. No.
			TA = +25°C CL = 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW Dn to LE	5.0	2.5			ns	3-9
th	Hold Time, HIGH or LOW Dn to LE	5.0	0			ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.5			ns	3-6
tw	PRE Pulse Width, LOW	5.0	2.5			ns	3-6
tw	CLR Pulse Width, LOW	5.0	2.5			ns	3-6
trec	PRE Recovery Time	5.0	5.0			ns	3-9
trec	CLR Recovery Time	5.0	5.0			ns	3-9

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

## Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
CIN	Input Capacitance	4.5	pF	Vcc = 5.5 V
CPD	Power Dissipation Capacitance		pF	Vcc = 5.5 V