SCBS057C-D3658, DECEMBER 1990-REVISED OCTOBER 1992

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB ™ BICMOS Design Significantly Reduces Power Dissipation
- UBT™ (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink
 Small-Outline Packages (DL) and 380-mil
 Fine-Pitch Ceramic Flat Packages (WD)
 Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

SN54ABT16500A . . . WD PACKAGE SN74ABT16500A . . . DL PACKAGE (TOP VIEW)

		\neg	
OEAB[1] GND
LEAB[2	55	CLKAB
A1 [3	54] B1
GND[4		GND
A2[5	52] B2
A3[6	51] B3
V _{cc} [7] v _{cc}
A4[8	49] B4
A5[9	48] B5
A6[10	47] B6
GND[11	46	GND
A7[12	45	B7
]8A	13	44] B8
A9[14] B9
A10[15	42] B10
A11 [16	41] B11
A12[17	40	B12
GND[18	39] GND
A13[19		B13
A14[20	37	B14
A15[21		B15
v _{cc} [22	35] v _{cc}
A16[23] B16
A17[24	33] B17
	25	32] GND
A18[26	31] B18
OEBA[27	30	CLKBA
LEBA[28	29] GND

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16500A is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

Widebus+, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SCBS057C-D3658, DECEMBER 1990-REVISED OCTOBER 1992

description (continued)

The SN54ABT16500A is characterized over the full military temperature range of -55°C to 125°C. The SN74ABT16500A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE[†]

	INP	UTS		OUTPUT
OEAB	LEAB	Α	В	
L	Х	Х	Х	Z
н	н	X	Ł	L
н	н	X	н	н
н	L	1	L] [
н	L	ţ	н	Н
н	L	н	×	B ₀ ‡ B ₀ ∳
н	L	L	Х	Bo [€]


[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

[‡] Output level before the indicated steady-state input conditions were established.

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

SCBS057C-D3658, DECEMBER 1990-REVISED OCTOBER 1992


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS057C--D3658, DECEMBER 1990-REVISED OCTOBER 1992

logic dlagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, Vo	
Current into any output in the low state, Io: SN54ABT16500A	
SN74ABT16500A	128 mA
Input clamp current, I _{IK} (V _I < 0)	−18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air)	
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SN54ABT16500A, SN74ABT16500A **18-BIT UNIVERSAL BUS TRANSCEIVERS**

WITH 3-STATE OUTPUTS SCBS057C-D3658, DECEMBER 1990-REVISED OCTOBER 1992

recommended operating conditions (see Note 2)

			SN54AB7	16500A	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		4.5	₹5.5	4.5	5.5	٧
VIH	High-level input voltage		2	80	2		٧
VIL	Low-level input voltage		0.8		0.8	V	
V _I	Input voltage		Q	Vcc	0	Vcc	V
IOH	High-level output current		<u>.</u>	-24		-32	mA
loL	Low-level output current		1 25	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	a comment	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			SN54ABT16500A		SN74ABT16500A		UNIT
PARAMETER	IES	TEST CONDITIONS			TYP [†]	MAX	MIN	MAX	MIN	MAX	J CHAIT
VIK	V _{CC} = 4.5 V,	l _l = -18 m	ıA			-1.2		-1.2		-1.2	٧
	V _{CC} = 4.5 V,	I _{OH} = -3	mA	2.5			2.5		2.5		
V	V _{CC} = 5 V,	I _{OH} = -3	mA	3			3		3		l _v
V _{OH}	V _{CC} = 4.5 V,	I _{OH} = -2	4 mA	2			2				1 °
	V _{CC} = 4.5 V,	V _{CC} = 4.5 V, I _{OH} = -32 mA							2		
	V _{CC} = 4.5 V,	I _{OL} = 48 I	nA			0.55		0.55			V
V _{OL}	V _{CC} = 4.5 V _i	I _{OL} = 64 !	nA			0.55 [‡]		G.		0.55	1 °
1	V _{CC} = 5.5 V,		Control inputs			±1		±1		±1	
ų	V _I = V _{CC} or GND		A or B ports			±100	2			- μΑ	
lozH [§]	V _{CC} = 5.5 V,	V _O = 2.7	v.			50	Kingo ka	50		50	μА
lozL [§]	V _{CC} = 5.5 V,	V _O ≈ 0.5	v			-50	25	-50		-50	μА
l _{OFF}	V _{CC} = 0 V,	V _I or V _O s	4.5 V			±100	ूँ			±100	μΑ
ICEX	V _{CC} = 5.5 V, V _O =	5.5 V	Outputs high			50	Q.	50		50	μА
lo [¶]	V _{CC} = 5.5 V,	V _O = 2.5	V	-50	-100	-180	-50	-180	-50	-180	mΑ
	$V_{CC} = 5.5 \text{ V},$		Outputs high			3		3		3	
lcc	I _O = 0,	A or B ports	Outputs low			76		76		76	mA
	V _I = V _{CC} or GND	POITS	Outputs disabled			3.3		3.3		3.3	1
Δl _{CC} #	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	mA	
Ci	V _I = 2.5 V or 0.5 V		Control inputs		4						pF
Clo	V _O = 2.5 V or 0.5 V	,	A or B ports	i	8						рF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

^{*} On products compliant to MiL-STD-883, Class B, this parameter does not apply.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS057C-D3658, DECEMBER 1990-REVISED OCTOBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


				SN54ABT	16500A	SN74ABT	16500A	UNIT
				MIN	MAX	MIN	MAX	ן ייייי ן
fclock	Clock frequency			0	150	0	150	MHz
	Dutas duration	LEAB or LEBA high		3.3	G.	3.3		ns
tw [†]	Pulse duration	CLKAB or CLKBA high or low		3.3	Ž	3.3		118
		A before CLKAB	4.5	<u> </u>	4.5			
		B before CLKBA↓		45		4		
t _{au}	Setup time	A before I FARI or R before I FRAI	CLK high	J ₂ B		1.5		n s
		A before LEAB↓ or B before LEBA↓	CLK low	Q .5		4.5	MAX	
	I I a lei Alexa	A after CLKAB or B after CLKBA		20		0		
th	Hold time	A after LEAB or B after LEBA		1.5		1.5	190	ns

[†] This parameter is specified by design but not tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 5 V, T _A = 25°C		SN54ABT16500A		SN74ABT16500A		UNIT
	(laron)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150	200		150		150		MHz
tеLH	A or B	B or A	1.1	2.7	3.6	1.1	4.4	1.1	4	ns
tрнL	Aorb	BUIA	1	2.9	3.9	1	2 4.6	1	4.6	110
t _{PLH}	LEAB or LEBA	B or A	1	3.4	4.7	1	5.6	1	5.3	ns.
tрнL	1 LEAD OF LEBA		1	3.4	4.7	1 2	₹ 5.4	1	5	
tецн	CLKAB or CLKBA	B or A	1	3.1	4.4	· · · · · · · · · · · · · · · · · · ·	5.4	1	5.3	ns
tp _{HL}	CLINAB OF CLINBA	b or A	1	3.1	4.3		5.2	1	5	ne
tezн	OEAB or OEBA	BasA	1	2.9	4.1	,O1	4.8	1	4.8	
t _{PZL}	OEAB OF OEBA	B or A	2.5	4.5	5.7	Q 2.5	6.9	2.5	6.6	na
t _{PHZ}	OEAD or OEBA		1.5	4.5	5.2	1.5	6.6	1.5	6.2	
ŧРLZ	OEAB or OEBA	B or A	1.4	3.4	4.7	1.4	5.8	1.4	5.4	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq 2.5 \text{ ns.}$ $t_f \leq 2.5 \text{ ns.}$
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms